summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/display
diff options
context:
space:
mode:
authorLiu Ying <victor.liu@nxp.com>2018-06-12 15:18:12 +0800
committerJason Liu <jason.hui.liu@nxp.com>2019-02-12 10:32:11 +0800
commitd07d63c135b18000cee1d14be2e257d2f791e574 (patch)
tree2566b9026ebbe4588816d706ac19af3220a2876c /Documentation/devicetree/bindings/display
parenteda4286844461bbde0087bfabe3523910ac060aa (diff)
MLK-18576-1 dt-bindings: display: imx: ldb: Add aux prop descriptions
i.MX8qxp uses two LDB(one primary, one auxiliary) to support dual channel mode. This patch adds DT property descriptions for those properties needed by this case. Signed-off-by: Liu Ying <victor.liu@nxp.com>
Diffstat (limited to 'Documentation/devicetree/bindings/display')
-rw-r--r--Documentation/devicetree/bindings/display/imx/ldb.txt20
1 files changed, 15 insertions, 5 deletions
diff --git a/Documentation/devicetree/bindings/display/imx/ldb.txt b/Documentation/devicetree/bindings/display/imx/ldb.txt
index d425efb2c3c5..e0c7a9775675 100644
--- a/Documentation/devicetree/bindings/display/imx/ldb.txt
+++ b/Documentation/devicetree/bindings/display/imx/ldb.txt
@@ -38,6 +38,11 @@ Required properties:
The following clocks are expected on i.MX8qm:
"pixel" - pixel clock
"bypass" - bypass clock
+ The following clocks are expected on i.MX8qxp:
+ "pixel" - pixel clock
+ "bypass" - bypass clock
+ "aux_pixel" - pixel clock of the auxiliary LDB
+ "aux_bypass" - bypass clock of the auxiliary LDB
The needed clock numbers for each are documented in
Documentation/devicetree/bindings/clock/imx5-clock.txt, and in
Documentation/devicetree/bindings/clock/imx6q-clock.txt.
@@ -51,8 +56,11 @@ Optional properties:
not used on i.MX6q, i.MX8qm and i.MX8qxp
- fsl,dual-channel : boolean. if it exists, only LVDS channel 0 should
be configured - one input will be distributed on both outputs in dual
- channel mode
- Currently, i.MX8qxp doesn't support dual channel mode.
+ channel mode(i.MX8qxp uses two LDBs to support this). Note that when
+ i.MX8qxp LDB works in dual channel mode, only the primary LDB node
+ should be active and the auxiliary LDB node should be disabled.
+ - aux-gpr : the phandle points to the auxiliary LVDS region containing
+ the LVDS control register(only required by i.MX8qxp)
LVDS Channel
============
@@ -75,9 +83,11 @@ Required properties:
and i.MX8qxp) must be connected to a panel input port or a bridge input port.
Optionally, the output port can be left out if display-timings are used
instead.
- - phys: the phandle for the LVDS PHY device. Valid only on i.MX8qm and
- i.MX8qxp.
- - phy-names: should be "ldb_phy". Valid only on i.MX8qm and i.MX8qxp.
+ - phys: the phandle for the LVDS PHY devices. Valid only on i.MX8qm and
+ i.MX8qxp. For i.MX8qxp, two PHYs should be provided for LVDS
+ channel0, one for primary LDB and the other for auxiliary LDB.
+ - phy-names: should be "ldb_phy" for i.MX8qm, and "ldb_phy", "aux_ldb_phy"
+ for i.MX8qxp. Valid only on i.MX8qm and i.MX8qxp.
Optional properties (required if display-timings are used):
- ddc-i2c-bus: phandle of an I2C controller used for DDC EDID probing