diff options
| author | Nicolin Chen <Guangyu.Chen@freescale.com> | 2014-08-04 15:07:25 +0800 |
|---|---|---|
| committer | Nitin Garg <nitin.garg@freescale.com> | 2015-01-15 21:18:35 -0600 |
| commit | f8cc69e56e1f3f535f658eb45945c832720e1b88 (patch) | |
| tree | 259527ce2253de0774b8dd28563b3f50650d8866 /Documentation | |
| parent | e4c010ada2161b32e279f089c3b08a46b3b5924d (diff) | |
ASoC: fsl_sai: Set SYNC bit of TCR2 to Asynchronous Mode
There is one design rule according to SAI's reference manual:
If the transmitter bit clock and frame sync are to be used by both transmitter
and receiver, the transmitter must be configured for asynchronous operation
and the receiver for synchronous operation.
And SYNC of TCR2 is a 2-width control bit:
00 Asynchronous mode.
01 Synchronous with receiver.
10 Synchronous with another SAI transmitter.
11 Synchronous with another SAI receiver.
So the driver should have set SYNC bit of TCR2 to 0x0, and meanwhile set SYNC
bit of RCR2 to 0x1 (Synchronous with transmitter).
Signed-off-by: Nicolin Chen <nicoleotsuka@gmail.com>
Signed-off-by: Mark Brown <broonie@linaro.org>
(cherry picked from commit af96ff5b7448dc776dc24a5c4313c6ec1ee94e53)
Diffstat (limited to 'Documentation')
0 files changed, 0 insertions, 0 deletions