summaryrefslogtreecommitdiff
path: root/Documentation
diff options
context:
space:
mode:
authorLiu Ying <Ying.Liu@freescale.com>2013-08-16 13:22:56 +0800
committerJason Liu <r64343@freescale.com>2013-10-30 09:54:53 +0800
commit4f49cdef96ff28917d6e74afc0805a3fbeb12cd0 (patch)
tree0a809fee3e1ec8a00e649e8392e5d008d7d06ce2 /Documentation
parent5ad5a15edaa4a530362ea759a2788fb1cd2f1cab (diff)
ENGR00275483-2 mxc fb: port mipi dsi drivers from 3.0.35 to 3.10
This patch is a fastforward porting for mipi dsi driver and TRULY-WVGA mipi panel driver. * Add devicetree support for the mipi dsi driver. * Get mipi config clock source in the mipi dsi driver. * Change clk_enable()/clk_disable() to clk_prepare_enable()/ clk_disable_unprepare(). * Move mipi dsi driver initialization stuff to mipi_dsi_probe() from mipi_dsi_disp_init(). * Move mach/mipi_dsi.h to linux/mipi_dsi.h. * Remove __devexit_p and __devexit since 3.10 kernel doesn't support them. * Remove struct mipi_dsi_platform_data from mach/mipi_dsi.h. * Remove mach/hardware.h, mach/clock.h, linux/fsl_device.h and linux/regulator/consumer.h in the drivers. * Remove special pixel clock setting for imx6sdl since no issue is found without it. * Remove unused reset, lcd_power and backlight_power interfaces in struct mipi_dsi_info. * Remove unused regulator related entries in struct mipi_dsi_info. * Remove the IOMUX_GPR3_OFFSET macro from mipi dsi driver since the muxing is done with common regmap APIs. * Rename ipu_id to dev_id since i.MX6DL RM tells that lcdif can connect with mipi dsi. * Add mipi dsi related information in the devicetree binding documentation. Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
Diffstat (limited to 'Documentation')
-rw-r--r--Documentation/devicetree/bindings/fb/fsl_ipuv3_fb.txt28
1 files changed, 28 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/fb/fsl_ipuv3_fb.txt b/Documentation/devicetree/bindings/fb/fsl_ipuv3_fb.txt
index 629d4d91ec34..3a59da799620 100644
--- a/Documentation/devicetree/bindings/fb/fsl_ipuv3_fb.txt
+++ b/Documentation/devicetree/bindings/fb/fsl_ipuv3_fb.txt
@@ -59,6 +59,10 @@ Required properties for fb:
Required properties for display:
- compatible : should be "fsl,lcd" for lcd panel, "fsl,imx6q-ldb" for ldb
+- reg : the register address range if necessary to have.
+- interrupts : the error and sync interrupts if necessary to have.
+- clocks : the clock sources that it depends on if necessary to have.
+- clock-names: the related clock names if necessary to have.
- ipu_id : ipu id for the first display device: 0 or 1
- disp_id : display interface id for the first display interface: 0 or 1
- default_ifmt : save as above display interface pixel format for lcd
@@ -78,6 +82,14 @@ Required properties for display:
sin1 LDB_SIN1
sep0 LDB_SEP0
sep1 LDB_SEP1
+- gpr : the mux controller for the display engine's display interfaces and the display encoder
+ (only valid for mipi dsi now).
+- disp-power-on-supply : the regulator to control display panel's power.
+ (only valid for mipi dsi now).
+- resets : the gpio pin to reset the display device(only valid for mipi display panel now).
+- lcd_panel : the video mode name for the display device(only valid for mipi display panel now).
+- dev_id : the display engine's identity within the system, which intends to replace ipu_id
+ (only valid for mipi dsi now).
Example for IPU:
ipu1: ipu@02400000 {
@@ -116,3 +128,19 @@ Example for ldb display:
sec_disp_id = <1>;
status = "okay";
};
+
+Example for mipi dsi display:
+ mipi_dsi: mipi@021e0000 {
+ compatible = "fsl,imx6q-mipi-dsi";
+ reg = <0x021e0000 0x4000>;
+ interrupts = <0 102 0x04>;
+ gpr = <&gpr>;
+ clocks = <&clks 138>, <&clks 204>;
+ clock-names = "mipi_pllref_clk", "mipi_cfg_clk";
+ dev_id = <0>;
+ disp_id = <0>;
+ lcd_panel = "TRULY-WVGA";
+ disp-power-on-supply = <&reg_mipi_dsi_pwr_on>
+ resets = <&mipi_dsi_reset>;
+ status = "okay";
+ };