diff options
| author | Prashant Gaikwad <pgaikwad@nvidia.com> | 2011-11-14 17:55:55 +0530 |
|---|---|---|
| committer | Dan Willemsen <dwillemsen@nvidia.com> | 2013-09-14 00:58:11 -0700 |
| commit | 785ce9eabcb16466c9ff49e85dc6804ad8300076 (patch) | |
| tree | d10797ecc78d521da50c75759830a4c264d718e5 /arch/arm/mach-tegra/sleep.S | |
| parent | 3e22f2866a804a3f1586f863ea86762d2e351116 (diff) | |
ARM: tegra: power: L2 cache sync only for CPU0 LP2
Bug 901430
Bug 905813
Change-Id: Id57f870262eebe6a2017b808d1a66624f903989d
Reviewed-on: http://git-master/r/64103
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rc3cad5fafa9e62fa10099bc4dc1281954a04b8f5
Diffstat (limited to 'arch/arm/mach-tegra/sleep.S')
| -rw-r--r-- | arch/arm/mach-tegra/sleep.S | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/arm/mach-tegra/sleep.S b/arch/arm/mach-tegra/sleep.S index 9c89a380fb11..5398558125ed 100644 --- a/arch/arm/mach-tegra/sleep.S +++ b/arch/arm/mach-tegra/sleep.S @@ -218,6 +218,11 @@ ENTRY(tegra_cpu_suspend) bl __cpuc_flush_kern_all #endif #ifdef CONFIG_CACHE_L2X0 +#ifdef CONFIG_ARCH_TEGRA_2x_SOC + cpu_id r2 + cmp r2, #0 + bne no_l2_sync +#endif /* Issue a PL310 cache sync operation */ dsb mov32 r2, TEGRA_PL310_VIRT @@ -227,6 +232,7 @@ ENTRY(tegra_cpu_suspend) str r1, [r2] #endif +no_l2_sync: /* Invalidate the TLBs & BTAC */ mov r1, #0 mcr p15, 0, r1, c8, c3, 0 @ invalidate shared TLBs |