summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/tegra13_dvfs.c
diff options
context:
space:
mode:
authorRay Poudrier <rapoudrier@nvidia.com>2014-02-20 15:31:54 -0800
committerRaymond Poudrier <rapoudrier@nvidia.com>2014-03-13 19:41:38 -0700
commit3c20da7d34469f507d896fcf58f487fbaf7fd733 (patch)
tree2a53b4f5624bb5680f174b64aff48aebedc51840 /arch/arm/mach-tegra/tegra13_dvfs.c
parentd78b82a46cd947bd40b97696827b46c9b4919a12 (diff)
ARM:tegra:dvfs: update max pll_m rate
Update max pll_m rate to 1200MHz to support 1200MHz emc freq for loki Bug 1452529 Change-Id: I8fcfe4ffd9bb423d78888911882ce474a4d9988d Signed-off-by: Ray Poudrier <rapoudrier@nvidia.com> (cherry picked from commit b8a928a34bc216e7fac36c983c13df2507ce3d6a) Reviewed-on: http://git-master/r/370215 Signed-off-by: siddardha naraharisetti <siddardhan@nvidia.com> Reviewed-on: http://git-master/r/379628 Reviewed-by: David Dastous St Hilaire <ddastoussthi@nvidia.com> Tested-by: David Dastous St Hilaire <ddastoussthi@nvidia.com> Reviewed-by: Aleksandr Frid <afrid@nvidia.com> Reviewed-by: Tao Xie <txie@nvidia.com> GVS: Gerrit_Virtual_Submit
Diffstat (limited to 'arch/arm/mach-tegra/tegra13_dvfs.c')
-rw-r--r--arch/arm/mach-tegra/tegra13_dvfs.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/mach-tegra/tegra13_dvfs.c b/arch/arm/mach-tegra/tegra13_dvfs.c
index da6981442dd1..d84e64a41d04 100644
--- a/arch/arm/mach-tegra/tegra13_dvfs.c
+++ b/arch/arm/mach-tegra/tegra13_dvfs.c
@@ -338,7 +338,7 @@ static struct dvfs core_dvfs_table[] = {
CORE_DVFS("c4bus", 0, 0, 1, KHZ, 1, 324000, 420000, 516000, 600000, 600000, 600000, 600000),
- CORE_DVFS("pll_m", -1, -1, 1, KHZ, 800000, 800000, 1066000, 1066000, 1066000, 1066000, 1066000, 1066000),
+ CORE_DVFS("pll_m", -1, -1, 1, KHZ, 800000, 800000, 1066000, 1066000, 1066000, 1066000, 1200000, 1200000),
CORE_DVFS("pll_c", -1, -1, 1, KHZ, 800000, 800000, 1066000, 1066000, 1066000, 1066000, 1066000, 1066000),
CORE_DVFS("pll_c2", -1, -1, 1, KHZ, 800000, 800000, 1066000, 1066000, 1066000, 1066000, 1066000, 1066000),
CORE_DVFS("pll_c3", -1, -1, 1, KHZ, 800000, 800000, 1066000, 1066000, 1066000, 1066000, 1066000, 1066000),