diff options
author | Philippe Schenker <philippe.schenker@toradex.com> | 2019-07-22 16:30:39 +0200 |
---|---|---|
committer | Philippe Schenker <philippe.schenker@toradex.com> | 2019-08-06 12:17:43 +0200 |
commit | 7076d25dacb28da724f40494a6a97f0e5e56d280 (patch) | |
tree | e8d58bf9090013efc61d22b0a2912cf9977da189 /arch | |
parent | 208ffc89f696cb01a7013756dd91bfefab24347d (diff) |
ARM64: colibri-imx8x: Correct some commentary
Signed-off-by: Philippe Schenker <philippe.schenker@toradex.com>
Diffstat (limited to 'arch')
-rw-r--r-- | arch/arm64/boot/dts/freescale/fsl-imx8qxp-colibri.dtsi | 10 |
1 files changed, 5 insertions, 5 deletions
diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qxp-colibri.dtsi b/arch/arm64/boot/dts/freescale/fsl-imx8qxp-colibri.dtsi index e27adb0a56da..75157b0e0d8b 100644 --- a/arch/arm64/boot/dts/freescale/fsl-imx8qxp-colibri.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-imx8qxp-colibri.dtsi @@ -221,7 +221,7 @@ }; }; -/* On-module MIPI DSI accessible on FFC (X2) */ +/* MIPI DSI accessible on FFC (X2) */ &i2c0_mipi_lvds0 { #address-cells = <1>; #size-cells = <0>; @@ -230,7 +230,7 @@ clock-frequency = <100000>; }; -/* On-module MIPI CSI accessible on FFC (X3) */ +/* MIPI CSI accessible on FFC (X3) */ &i2c0_mipi_lvds1 { #address-cells = <1>; #size-cells = <0>; @@ -682,7 +682,7 @@ >; }; - /* On-module MIPI DSI I2C accessible on FFC (X2) */ + /* MIPI DSI I2C accessible on SODIMM (X1) and FFC (X2) */ pinctrl_i2c0_mipi_lvds0: mipi_lvds0_i2c0_grp { fsl,pins = < SC_P_MIPI_DSI0_I2C0_SCL_MIPI_DSI0_I2C0_SCL 0xc6000020 /* SODIMM 140 */ @@ -690,7 +690,7 @@ >; }; - /* On-module MIPI CSI I2C accessible on FFC (X3) */ + /* MIPI CSI I2C accessible on SODIMM (X1) and FFC (X3) */ pinctrl_i2c0_mipi_lvds1: mipi_lvds1_i2c0_grp { fsl,pins = < SC_P_MIPI_DSI1_I2C0_SCL_MIPI_DSI1_I2C0_SCL 0xc6000020 /* SODIMM 186 */ @@ -744,7 +744,7 @@ pinctrl-0 = <&pinctrl_lpuart3>, <&pinctrl_lpuart3_ctrl>; }; -/* On-module MIPI CSI accessible via FFC (X3) */ +/* MIPI CSI accessible via FFC (X3) */ &mipi_csi_0 { #address-cells = <1>; #size-cells = <0>; |