summaryrefslogtreecommitdiff
path: root/drivers/pinctrl/pinctrl-tegra124.c
diff options
context:
space:
mode:
authorLaxman Dewangan <ldewangan@nvidia.com>2013-11-08 12:06:18 +0530
committerLaxman Dewangan <ldewangan@nvidia.com>2013-11-08 02:34:52 -0800
commit12e9751056a22dee07d50baf8cbb107c5813acb8 (patch)
tree31fac2c98605eac2cab78a0ac38b680109498a2c /drivers/pinctrl/pinctrl-tegra124.c
parentd71d31e06e059b063f0525eb5a02cfbc344c48e4 (diff)
pinctrl: tegra: add drive initialisation table for Tegra124
Change-Id: I02868b173040a3c93158f59c9b69842e2b56d88c Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-on: http://git-master/r/327756
Diffstat (limited to 'drivers/pinctrl/pinctrl-tegra124.c')
-rw-r--r--drivers/pinctrl/pinctrl-tegra124.c20
1 files changed, 20 insertions, 0 deletions
diff --git a/drivers/pinctrl/pinctrl-tegra124.c b/drivers/pinctrl/pinctrl-tegra124.c
index 0b001be1d64d..f5ae9f6a00e9 100644
--- a/drivers/pinctrl/pinctrl-tegra124.c
+++ b/drivers/pinctrl/pinctrl-tegra124.c
@@ -3165,6 +3165,24 @@ static void tegra124_pinctrl_resume(u32 *pg_data)
tegra_pmc_clear_dpd_sample();
}
+static struct tegra_pinctrl_group_config_data t124_pin_drv_group_soc_data[] = {
+ TEGRA_PINCTRL_SET_DRIVE("dap2", 0, 1, 3, 5, 6, 0, 0, 0),
+ TEGRA_PINCTRL_SET_DRIVE("dap1", 0, 1, 3, 5, 6, 0, 0, 0),
+ TEGRA_PINCTRL_SET_DRIVE("dap3", 0, 1, 3, 5, 6, 0, 0, 0),
+ TEGRA_PINCTRL_SET_DRIVE("dap4", 0, 1, 3, 5, 6, 0, 0, 0),
+ TEGRA_PINCTRL_SET_DRIVE("dap5", 0, 1, 3, 5, 6, 0, 0, 0),
+ TEGRA_PINCTRL_SET_DRIVE("dbg", 1, 1, 0, 5, 5, 0, 0, 0),
+ TEGRA_PINCTRL_SET_DRIVE("at5", 1, 1, 0, 5, 5, 0, 0, 0),
+ TEGRA_PINCTRL_SET_DRIVE("gme", 1, 1, 0, 5, 5, 0, 0, 0),
+ TEGRA_PINCTRL_SET_DRIVE("ddc", 1, 1, 0, 5, 5, 0, 0, 0),
+ TEGRA_PINCTRL_SET_DRIVE("ao1", 1, 1, 0, 5, 5, 0, 0, 0),
+ TEGRA_PINCTRL_SET_DRIVE("uart2", 0, 0, 3, 0, 0, 3, 3, 0),
+ TEGRA_PINCTRL_SET_DRIVE("uart3", 0, 0, 3, 0, 0, 3, 3, 0),
+ TEGRA_PINCTRL_SET_DRIVE("at2", 0, 0, 0, 55, 63, 0, 0, 0),
+ TEGRA_PINCTRL_SET_DRIVE("uda", 0, 0, 0, 23, 23, 3, 3, 0),
+ TEGRA_PINCTRL_SET_DRIVE("uaa", 0, 0, 0, 23, 23, 3, 3, 0),
+};
+
static const struct tegra_pinctrl_soc_data tegra124_pinctrl = {
.ngpios = NUM_GPIOS,
.pins = tegra124_pins,
@@ -3175,6 +3193,8 @@ static const struct tegra_pinctrl_soc_data tegra124_pinctrl = {
.ngroups = ARRAY_SIZE(tegra124_groups),
.suspend = tegra124_pinctrl_suspend,
.resume = tegra124_pinctrl_resume,
+ .config_data = t124_pin_drv_group_soc_data,
+ .nconfig_data = ARRAY_SIZE(t124_pin_drv_group_soc_data),
};
static int tegra124_pinctrl_probe(struct platform_device *pdev)