diff options
| author | Yakir Yang <ykk@rock-chips.com> | 2016-06-29 17:15:18 +0800 |
|---|---|---|
| committer | Yakir Yang <ykk@rock-chips.com> | 2016-07-05 09:16:40 +0800 |
| commit | 7bdc072086939093238a970f054e8e63d531253d (patch) | |
| tree | 196452ddb8620fedcebafb39e672d922b94d0875 /include/drm/bridge | |
| parent | cb5571fcf809860c455f6b62bb5252f277b52e83 (diff) | |
drm/bridge: analogix_dp: some rockchip chips need to flip REF_CLK bit setting
As vendor document indicate, when REF_CLK bit set 0, then DP
phy's REF_CLK should switch to 24M source clock.
But due to IC PHY layout mistaken, some chips need to flip this
bit(like RK3288), and unfortunately they didn't indicate in the
DP version register. That's why we have to make this little hack.
Signed-off-by: Yakir Yang <ykk@rock-chips.com>
Reviewed-by: Tomasz Figa <tomasz.figa@chromium.com>
Tested-by: Javier Martinez Canillas <javier@osg.samsung.com>
Reviewed-by: Sean Paul <seanpaul@chromium.org>
Diffstat (limited to 'include/drm/bridge')
| -rw-r--r-- | include/drm/bridge/analogix_dp.h | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/include/drm/bridge/analogix_dp.h b/include/drm/bridge/analogix_dp.h index 25afb31f0389..790ab5d07a88 100644 --- a/include/drm/bridge/analogix_dp.h +++ b/include/drm/bridge/analogix_dp.h @@ -18,6 +18,11 @@ enum analogix_dp_devtype { RK3288_DP, }; +static inline bool is_rockchip(enum analogix_dp_devtype type) +{ + return type == RK3288_DP; +} + struct analogix_dp_plat_data { enum analogix_dp_devtype dev_type; struct drm_panel *panel; |