summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorPavan Kunapuli <pkunapuli@nvidia.com>2011-08-12 19:26:41 +0530
committerVarun Colbert <vcolbert@nvidia.com>2011-08-12 17:37:12 -0700
commit874bd6175fa154aa44d7f60a8404ad5ec0e4fad3 (patch)
tree364d526ea4c639d9c420da9ffe2b8351ad44d7d1 /include
parentc34df94c603182403bccf7e3c00482db3c1204d1 (diff)
mmc: sd: Add SDIO 3.0 async interrupt support
Added support for SDIO 3.0 asynchronous card interrupt in 4-bit mode. Bug 853800 Change-Id: If65bfe6ed2d663897037324b519484f77c35d3b5 Reviewed-on: http://git-master/r/46928 Tested-by: Pavan Kunapuli <pkunapuli@nvidia.com> Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Diffstat (limited to 'include')
-rw-r--r--include/linux/mmc/card.h3
-rw-r--r--include/linux/mmc/host.h1
-rw-r--r--include/linux/mmc/sdio.h4
3 files changed, 7 insertions, 1 deletions
diff --git a/include/linux/mmc/card.h b/include/linux/mmc/card.h
index 9ef70d49296b..de186301a239 100644
--- a/include/linux/mmc/card.h
+++ b/include/linux/mmc/card.h
@@ -86,7 +86,8 @@ struct sdio_cccr {
disable_cd:1,
uhs_sdr104:1,
uhs_sdr50:1,
- uhs_ddr50:1;
+ uhs_ddr50:1,
+ async_intr:1;
};
struct sdio_cis {
diff --git a/include/linux/mmc/host.h b/include/linux/mmc/host.h
index 8c0c7a2728b0..7ff8f2d4f8da 100644
--- a/include/linux/mmc/host.h
+++ b/include/linux/mmc/host.h
@@ -185,6 +185,7 @@ struct mmc_host {
#define MMC_CAP_SDR104 (1 << 14) /* Can support SDR mode at 104 MHz */
#define MMC_CAP_SDR50_TUNING (1 << 15) /* Is tuning required for SDR50 */
#define MMC_CAP_VOLTAGE_SWITCHING (1 << 16) /* Is voltage switching supported */
+#define MMC_CAP_ASYNC_INT (1 << 17) /* Can support asynchronous SDIO interrupt */
mmc_pm_flag_t pm_caps; /* supported pm features */
diff --git a/include/linux/mmc/sdio.h b/include/linux/mmc/sdio.h
index afb03af2153f..b598dcdd0992 100644
--- a/include/linux/mmc/sdio.h
+++ b/include/linux/mmc/sdio.h
@@ -144,6 +144,10 @@
#define SDIO_UHS_SUPPORT_DDR50 0x04
#define SDIO_UHS_SUPPORT_MASK 0x0E
+#define SDIO_CCCR_INT_EXT 0x16
+#define SDIO_INT_EXT_SAI 0x01
+#define SDIO_INT_EXT_EAI 0x02
+
/*
* Function Basic Registers (FBR)
*/