Age | Commit message (Collapse) | Author |
|
The gpio mode of pin is configured when setting
direction and hence this call is no more required.
Change-Id: I9e07a452f81c31abf29260cd3d833ee275d4d694
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Add platform callback to initialize and enable FIQ serial
debugger
Bug 970018
Change-Id: Icdf571f7698e10de661a0ce94694de9fb9c70271
Signed-off-by: Kamal Kannan Balagopalan <kbalagopalan@nvidia.com>
Reviewed-on: http://git-master/r/110955
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Tegra3 adds new CPU watchdog timers. Replace legacy WDT with
CPU WDTs in all Tegra3 platforms.
Bug 857748
Change-Id: I5bd30687003e6b2ebf09916fbd626d82f0bc0b76
Signed-off-by: Kamal Kannan Balagopalan <kbalagopalan@nvidia.com>
Reviewed-on: http://git-master/r/109907
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
This platform_device will be used for struct iommu_ops for SMMU in
addition to iovmm-smmu exclusively.
Change-Id: I8a15ba5ce40cd4bd5df255ecbe70a79a33fe8209
Signed-off-by: Hiroshi DOYU <hdoyu@nvidia.com>
Reviewed-on: http://git-master/r/72216
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Originaly renaming was done in commit ddb7d5d80
However, some of clock names ramained unchanged.
Fixed this.
Bug 917441
Change-Id: I0bac986c0be6e66fc4ae258563091d4c7d9c45c3
Signed-off-by: Victor Ryabukhin <vryabukhin@nvidia.com>
Reviewed-on: http://git-master/r/70973
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
OTG host register/unregister functions were duplicated identically
across all board files, making the code difficult to maintain (and
actually some boards did not get all some code fixes leading to the same
bug being met again and again). This patch moves this common code into
tegra-otg.c.
Bug 884315
Signed-off-by: Alexandre Courbot <acourbot@nvidia.com>
Change-Id: I99b118664f0481f6c5470411b43f36609e0feb52
Reviewed-on: http://git-master/r/61763
Reviewed-by: Lokesh Pathak <lpathak@nvidia.com>
Tested-by: Lokesh Pathak <lpathak@nvidia.com>
Rebase-Id: R0f6060514c017946cc9ae2ba2f04a1c134d14d9b
|
|
Update Aruba board files to get the platform building again.
Signed-off-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-on: http://git-master/r/51660
(cherry picked from commit de1c664bb8581147b4b9f3691c2d75d39062e37e)
Change-Id: I920032fb43aa534bb42294455c89a74a6158d4d2
Reviewed-on: http://git-master/r/54070
Rebase-Id: Ra9ef41f81ffbaac1197c27ceefdf058a304282f5
|
|
- The issue is due to the corruption of bootloader fb during kernel
initialization. This change reserves the bootloader fb and then
frees it until bootloader fb is copied to fb for Cardhu, Ventana,
Whistler, Enterprise and Aruba.
- Change color depth of Cardhu and Harmony to 32-bit.
Bug 828271
Bug 832016
Original-Change-Id: I05ef5930ee68dcbd672a5cb59b4568a2c88a2e55
Reviewed-on: http://git-master/r/34966
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rb3c9280ea4643ccee661d37d24fb540319470bf7
|
|
Change-Id: Id234e2d264d70c2244f4040d74f43b5478043904
Signed-off-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-on: http://git-master/r/47591
Reviewed-by: Daniel Willemsen <dwillemsen@nvidia.com>
Rebase-Id: Re8ab569df562b66ffa14e589775968238fc4c338
|
|
Rebase-Id: Ra41c8b224481178448d9231ce736b86f3b074865
|
|
Adding a build time CONFIG option to enable forcing of conversion
of non-IRAM CarveOut memory allocation requests to IOVM requests.
Default is "y" to force the conversion.
Each forced conversion is reported to console.
Allocation alignments larger than page size for IOVM are enabled.
Single page CarveOut allocations are converted to system memory.
CarveOut memory reservation has been removed for aruba, cardhu,
and enterprise.
Original-Change-Id: I3a598431d15b92ce853b3bec97be4b583d021264
Reviewed-on: http://git-master/r/29849
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rad46b28fc58eb2e33225e11832ca46a87e63e5c3
|
|
The location of tegra_usb.h moved during the merge. The
Aruba platform board was not adjusted accordingly.
Original-Change-Id: Iac2e2dd873cd38ffb11c72a4ad7cb2692213f0b3
Reviewed-on: http://git-master/r/24369
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Scott Williams <scwilliams@nvidia.com>
Original-Change-Id: I09eb10d1b34b851b408f35e019a158286d34d8a8
Rebase-Id: Re451ee2d8534586306e61dbff81619a0c043132b
|
|
Add missing define and structure to cardhu configuration.
Original-Change-Id: I9be181600cc533fb4edabd07e66ee7efb6c7f0ee
Reviewed-on: http://git-master/r/21574
Reviewed-by: Vinod Gopalakrishnakurup <vinodg@nvidia.com>
Reviewed-by: Hoang Pham <hopham@nvidia.com>
Tested-by: Hoang Pham <hopham@nvidia.com>
Reviewed-by: Scott Peterson <speterson@nvidia.com>
Original-Change-Id: I55428a5bf273901b4445560857e8ba489a0b031f
Rebase-Id: Rfdc5f0bc33f142af098522a307a764dc88828811
|
|
Enabling USB host.
Bug 770363
Reviewed-on: http://git-master/r/15792
(cherry picked from commit b71c1a6c5d22ee6053405cf26520d080e439018c)
Original-Change-Id: Iff2c12453cf1efa7ee523d125a3c0b429c292ff2
Reviewed-on: http://git-master/r/16684
Reviewed-by: Suresh Mangipudi <smangipudi@nvidia.com>
Tested-by: Suresh Mangipudi <smangipudi@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Original-Change-Id: I31ce16b026dc50016aed7fbe1722354c4c061437
Rebase-Id: R37bb307d84aba0c618a9518a71346694c76bc905
|
|
Original-Change-Id: I18c63f1c69e155ddc1cec1718af9684d861815b7
Reviewed-on: http://git-master/r/15863
Tested-by: Yen Lin <yelin@nvidia.com>
Reviewed-by: Rhyland Klein <rklein@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-on: http://git-master/r/16485
Original-Change-Id: I6afa5a097b4fc7d6c45614107118458da0d9d888
Rebase-Id: R3d7f1045da083723b786f3baa8dfe9e518c8fd9c
|
|
Original-Change-Id: I3fd6622c4f4ff43b8ab03d552dd488a51d2cfdf4
Reviewed-on: http://git-master/r/16209
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Original-Change-Id: I1279516ce261882d9e390cb6adbdb9bcffac0f94
Rebase-Id: R8674ae65ec2539b903893caa587255012c72809d
|
|
audio device is enabled in the device file
Original-Change-Id: Id19526c0be5d77c25e81cb1e75648288174fadd0
Reviewed-on: http://git-master/r/15910
Reviewed-by: Scott Peterson <speterson@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Vinod Gopalakrishnakurup <vinodg@nvidia.com>
Tested-by: Vinod Gopalakrishnakurup <vinodg@nvidia.com>
Original-Change-Id: I3eaf368150a62df38683f79c10180078a57052c3
Rebase-Id: R1f3ac596f387001bcf77bc2d96e45a41cde8fb4b
|
|
Changes done:
1. Enabling nand on Aruba.
2. Adding flash params for K5E2G1GACM and H5PS1GB3EFR
Original-Change-Id: I365743907136c810992cb66e8a3745092b05212d
Reviewed-on: http://git-master/r/15783
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Scott Williams <scwilliams@nvidia.com>
Original-Change-Id: I0dbb6b553d901a1060f5782690a7feb74878b5df
Rebase-Id: R7b8cbaccf7dc94595298345e637d122653370a83
|
|
Adding HDA audio driver support for Tegra3
Original-Change-Id: I81a76a54f6ce5390051d96dbeadf447682f9ff0e
Reviewed-on: http://git-master/r/15405
Tested-by: Dara Ramesh <dramesh@nvidia.com>
Reviewed-by: Dara Ramesh <dramesh@nvidia.com>
Reviewed-by: Scott Peterson <speterson@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Original-Change-Id: I8525ef7317606b895818e73ec92ca174dddf609e
Rebase-Id: R1b9518d41b89e9fe376922d37e173611e7daa6ed
|
|
Dynamically obtain the carveout and framebuffer addresses.
Bug 769986
Original-Change-Id: I9b8eeb710e5198ab9ae4e7e6c7095cfd23209e66
Reviewed-on: http://git-master/r/15534
Tested-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Original-Change-Id: Ia6f68817b65281bd5da4f8774476a947fd970950
Rebase-Id: Rdae72f12c2632beee669b14a102d00b0d116fdf3
|
|
Changed i2c bus clock rate appropriately.
Original-Change-Id: I352f22fe07e1b228408b138d74fe7a75a9fc4802
Reviewed-on: http://git-master/r/14229
Tested-by: Alok Chauhan <alokc@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Original-Change-Id: If7338f23d203b1b094061fef937ab160123b6ab2
Rebase-Id: Re1e10094020a216cf330a8ff23125f2a13fb6ef3
|
|
Conflicts:
arch/arm/configs/tegra_defconfig
arch/arm/mach-tegra/Kconfig
arch/arm/mach-tegra/Makefile
arch/arm/mach-tegra/board-ventana-power.c
arch/arm/mach-tegra/board-ventana-sensors.c
arch/arm/mach-tegra/board-ventana.c
arch/arm/mach-tegra/clock.c
arch/arm/mach-tegra/common.c
arch/arm/mach-tegra/cpu-tegra.c
arch/arm/mach-tegra/fuse.c
arch/arm/mach-tegra/headsmp.S
arch/arm/mach-tegra/tegra2_dvfs.c
arch/arm/tools/mach-types
drivers/rtc/rtc-tegra.c
drivers/usb/gadget/fsl_udc_core.c
drivers/video/tegra/host/dev.c
drivers/video/tegra/host/nvhost_channel.c
drivers/video/tegra/host/nvhost_intr.c
Original-Change-Id: I1e9b6d0e761cf1e95cf90b78b5932b53fcb9bb5e
(cherry picked from commit 2f331e046f7c4cfc6ab54fca3193035b3bf3a14f)
Reviewed-on: http://git-master/r/14572
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Scott Williams <scwilliams@nvidia.com>
Original-Change-Id: I29db8796b2e27a8d218c332de36f880a7cf4bcb2
Rebase-Id: Rf9a91fb94660903eb548d804179c620d0d82c456
|
|
enabling the usb device and adb is working.
Bug 770363
Original-Change-Id: Ia124718db9f9bf660b7cd264da4b86c37d107356
Reviewed-on: http://git-master/r/14231
Tested-by: Jin Qian <jqian@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Scott Williams <scwilliams@nvidia.com>
Original-Change-Id: Id199174fd2929cc519849203c2b1990f157aefd1
Rebase-Id: Rd97735a8150395ea368ac4c703a5c0b47ece4a82
|
|
Do not re-configure PLLM frequency during board initialization -
only update ref count. This is dangerous on SoC, and masking
possible initialization bugs on FPGA.
Original-Change-Id: I3caf36913d12745d7c91b8c74170473ce4aebcbf
Reviewed-on: http://git-master/r/14169
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Original-Change-Id: Ied832a443cc6bbf8b77b2e1f07318c99dc91e882
Rebase-Id: R6f3906aa216e95cb6afbef5214d2452b35f1cddf
|
|
Corrected clock parent and clock frequencies for all UART instances.
Original-Change-Id: I40733c7c59da3571b2c603e5bbfd480b52bccd2d
Reviewed-on: http://git-master/r/13607
Tested-by: Pradeep Goudagunta <pgoudagunta@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Original-Change-Id: Ie8186a4b2dea759b2709261564d796e38f8bef91
Rebase-Id: R8d26ebedc5902f6f37b462b8fe2955a2ffa53ff4
|
|
Bug 764354
Original-Change-Id: I23d0ddc5107c02195ef58cab0e0c49ea65c72a87
Reviewed-on: http://git-master/r/12229
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Scott Williams <scwilliams@nvidia.com>
Original-Change-Id: Ibaa7f1e4cd5a3e3475d56601b420e40985194197
Rebase-Id: Rbdcbee634d19419502574f356a35370797db473a
|