summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/sleep-t2.S
AgeCommit message (Expand)Author
2011-11-30ARM: tegra2: power: Fix reset race condition between the CPUsScott Williams
2011-11-30ARM: tegra2: power: Don't flush D-cache on aborted LP2 with L2Scott Williams
2011-11-30ARM: tegra: power: Save CPU context to non-cacheable stackScott Williams
2011-11-30ARM: tegra: power: Add stack frame debug checksScott Williams
2011-11-30ARM: tegra: power: Define push/pop context register macrosScott Williams
2011-11-30ARM: tegra: power: Use uniform save/restore register setScott Williams
2011-11-30ARM: tegra: power: Consolidate CPU context save and SMP exitScott Williams
2011-11-30ARM: tegra: Use common coherency exit function for Tegra2Scott Williams
2011-11-30ARM: tegra: power: Clean up stack pointer handlingScott Williams
2011-11-30ARM: tegra: power: Split CPU context save and coherency exitScott Williams
2011-11-30ARM: tegra: Rename tegra<n>_sleep_resetScott Williams
2011-11-30ARM: tegra: Redesign Tegra CPU reset handlingScott Williams
2011-11-30ARM: tegra2: Fix CONFIG_HOTPLUG_CPU dependenciesScott Williams
2011-11-30ARM: tegra: Rename flow control registersScott Williams
2011-11-30ARM: tegra: Always compile sleep.SScott Williams
2011-11-30ARM: tegra: sleep: Remove hard-coded register offsetScott Williams
2011-11-30ARM: tegra: Fail when tegra2_cpu_reset is called by CPU 0Scott Williams
2011-11-30ARM: tegra2: Don't use tegra_cpu_save to exit coherency on resetScott Williams
2011-11-30ARM: tegra: Split sleep.S for Tegra2Scott Williams