summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/sleep-t30.S
AgeCommit message (Expand)Author
2014-03-14ARM: tegra: remove CONFIG_USE_SECURE_KERNEL usageVarun Wadekar
2014-02-10arm: tegra: program DDR IO DPD reg for T124Jeetesh Burman
2014-02-09Revert "ARM: tegra: trustzone: Single kernel to work in both secure and non-s...Varun Wadekar
2014-02-09ARM: tegra: trustzone: Single kernel to work in both secure and non-secure mode.Nitin Sehgal
2014-01-17ARM: tegra: pm: Update PLLM programming sequencePrashant Malani
2013-12-16arm: tegra: program DDR IO DPD registersPrashant Gaikwad
2013-11-07arm: tegra: bypass PllP during LP1 suspendBo Yan
2013-10-30ARM: Tegra: Fix comment about clock switchAntti P Miettinen
2013-10-24arm: tegra: fix register addressPrashant Gaikwad
2013-10-18ARM: Tegra: Utilize burst policy for LP1 wakeupAntti P Miettinen
2013-10-18arm: tegra: disable PLLM in SoC idle statePrashant Gaikwad
2013-09-20ARM: tegra: power: Disable CL-DVFS clock on LP1 entryAlex Frid
2013-09-20ARM: tegra114: change self-refresh offsetAjay Nandakumar
2013-09-20Revert "arm: tegra: save and restore EMC_REFRESH value"Ajay Nandakumar
2013-09-16ARM: tegra: power: Disable CL-DVFS clock on LP1 entryAlex Frid
2013-09-14ARM: tegra: clock: Restore CPU clock source after LP1Alex Frid
2013-09-14ARM: tegra114: tegra148: Remove the wrong EMC_REFRESH write.Bo Yan
2013-09-14arm:tegra14: keep PLL-C ON if needed on voice callGreg Heinrich
2013-09-14ARM: tegra14: power: Save clock configuration on LP1BB entryAlex Frid
2013-09-14ARM: tegra14: BGBIAS cells cannot be in DPD when entering LP0Alex Waterman
2013-09-14arm: tegra: Disable EMC clock in SoC idle statePrashant Gaikwad
2013-09-14arm:tegra14: fix LP1BB entry in presence of basebandGreg Heinrich
2013-09-14arm: tegra12: Enable CPU0 powergatingAlex Van Brunt
2013-09-14ARM: tegra12x: Add FC programming for enter_sleepPrashant Malani
2013-09-14ARM: tegra12: pm: Update self-refresh codePrashant Malani
2013-09-14arm: tegra: Fix incorrect register usage in lp1 suspendKarthik Ramakrishnan
2013-09-14ARM: tegra14: pm: Keep PLLP on during LP1BBPrashant Malani
2013-09-14arm: tegra: save and restore EMC_REFRESH valuePrashant Gaikwad
2013-09-14arm: tegra: update timing after emc register writePrashant Gaikwad
2013-09-14ARM: tegra14: pm: don't always shut pllp in LP1BBPrashant Malani
2013-09-14ARM: tegra: T14x: Use wfe for cpu power gatingSeshendra Gadagottu
2013-09-14ARM: tegra: Add MC clock stop idle state for T148Prashant Gaikwad
2013-09-14ARM: tegra14: Add EMC NOP writes for LP1BB exitPrashant Malani
2013-09-14ARM: tegra14: Remove LP1BB exit staging stagePrashant Malani
2013-09-14ARM: tegra14: Improve LP1BB branch codePrashant Malani
2013-09-14arm: tegra: LP1 Low Core Voltage Support for T114Karthik Ramakrishnan
2013-09-14ARM: Tegra: Add CONFIG_TEGRA_USE_SECURE_KERNELJames Zhao
2013-09-14ARM: Tegra: Add idle state for MC clockPrashant Gaikwad
2013-09-14ARM: Tegra: Keep L2 available while MMU is onAntti P Miettinen
2013-09-14ARM: tegra14x: Enable LP1BB->LP1 transitionPrashant Malani
2013-09-14ARM: tegra14x: Support BB-aware LP1Prashant Malani
2013-09-14ARM: tegra14x: Remove timeout from LP1BBPrashant Malani
2013-09-14ARM: tegra14x: Use microsecond timers in LP codePrashant Malani
2013-09-14ARM: tegra14x: Support legacy LP1BB & legacy LP1Prashant Malani
2013-09-14ARM: tegra14x: Fix sdram self-refresh entry/exitPrashant Malani
2013-09-14ARM: teagr11: power: Don't put PLLC in IDDQ on LP1 entryAlex Frid
2013-09-14ARM: tegra14x: Add POR_PAD_CTRL programmingPrashant Malani
2013-09-14ARM: tegra: T14x: Use wfi for CPU power gatingSeshendra Gadagottu
2013-09-14ARM: tegra14x: Disable PLLP lock status bitPrashant Malani
2013-09-14ARM: tegra14x: add BB checking in pm codePrashant Malani