summaryrefslogtreecommitdiff
path: root/arch/mips
AgeCommit message (Expand)Author
2015-05-06MIPS: Hibernate: flush TLB entries earlierHuacai Chen
2015-05-06MIPS: Loongson-3: Add IRQF_NO_SUSPEND to Cascade irqactionHuacai Chen
2015-05-06MIPS: unaligned: Fix regular load/store instruction emulation for EVAMarkos Chandras
2015-05-06MIPS: unaligned: Surround load/store macros in do {} while statementsMarkos Chandras
2015-05-06MIPS: unaligned: Prevent EVA instructions on kernel unaligned accessesMarkos Chandras
2015-05-06MIPS: asm: asm-eva: Introduce kernel load/store variantsMarkos Chandras
2015-05-06MIPS: Malta: Detect and fix bad memsize valuesMarkos Chandras
2015-05-06MIPS: lose_fpu(): Disable FPU when MSA enabledJames Hogan
2015-05-06MIPS: KVM: Handle MSA Disabled exceptions from guestJames Hogan
2015-03-02KVM: MIPS: Enable after disabling interruptTapasweni Pathak
2015-03-02KVM: MIPS: Fix trace event to save PC directlyJames Hogan
2015-02-21Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds
2015-02-21Merge tag 'clk-for-linus-3.20' of git://git.linaro.org/people/mike.turquette/...Linus Torvalds
2015-02-20MIPS: sead3: Corrected get_c0_perfcount_intNiklas Cassel
2015-02-20MIPS: mm: Remove dead macro definitionsAndreas Ruprecht
2015-02-20MIPS: OCTEON: irq: add CIB and other fixesDavid Daney
2015-02-20MIPS: OCTEON: Don't do acknowledge operations for level triggered irqs.David Daney
2015-02-20MIPS: OCTEON: More OCTEONIII supportChandrakala Chavva
2015-02-20MIPS: OCTEON: Remove setting of processor specific CVMCTL icache bits.Chad Reese
2015-02-20MIPS: OCTEON: Core-15169 Workaround and general CVMSEG cleanup.David Daney
2015-02-20MIPS: OCTEON: Update octeon-model.h code for new SoCs.David Daney
2015-02-20MIPS: OCTEON: Implement DCache errata workaround for all CN6XXXDavid Daney
2015-02-20MIPS: OCTEON: Add little-endian support to asm/octeon/octeon.hDavid Daney
2015-02-20MIPS: OCTEON: Implement the core-16057 workaroundDavid Daney
2015-02-20MIPS: OCTEON: Delete unused COP2 saving codeAleksey Makarov
2015-02-20MIPS: OCTEON: Use correct instruction to read 64-bit COP0 registerChandrakala Chavva
2015-02-20MIPS: OCTEON: Save and restore CP2 SHA3 stateDavid Daney
2015-02-20MIPS: OCTEON: Fix FP context save.David Daney
2015-02-20MIPS: OCTEON: Save/Restore wider multiply registers in OCTEON III CPUsDavid Daney
2015-02-20MIPS: boot: Provide more uImage optionsMarkos Chandras
2015-02-20MIPS: Remove unneeded #ifdef __KERNEL__ from asm/processor.hDavid Daney
2015-02-20MIPS: ip22-gio: Remove legacy suspend/resume supportLars-Peter Clausen
2015-02-20mips: pci: Add ifdef around pci_proc_domainZubair Lutfullah Kakakhel
2015-02-20MIPS: Alchemy: Fix cpu clock calculationManuel Lauss
2015-02-20MIPS: Alchemy: remove declaration for set_cpuspecManuel Lauss
2015-02-20MIPS: Alchemy: preset loops_per_jiffy based on CPU clockManuel Lauss
2015-02-20MIPS: Alchemy: fix Au1000/Au1500 LRCLK calculationManuel Lauss
2015-02-20MIPS: Add set/clear CP0 macros for PageGrain registerSteven J. Hill
2015-02-19MIPS: Usage and cosmetic cleanups of page table bits.Steven J. Hill
2015-02-19Merge branch 'kconfig' of git://git.kernel.org/pub/scm/linux/kernel/git/mmare...Linus Torvalds
2015-02-19Merge branch 'mipsr6-for-3.20' of git://git.linux-mips.org/pub/scm/mchandras/...Ralf Baechle
2015-02-19MIPS: Export MSA functions used by lose_fpu(1) for KVMJames Hogan
2015-02-19MIPS: Export FP functions used by lose_fpu(1) for KVMJames Hogan
2015-02-19MIPS: BCM3384: Fix outdated use of mips_cpu_intc_init()Kevin Cernekee
2015-02-19MIPS: Provide correct siginfo_t.si_stimePetr Malat
2015-02-19MIPS: Makefile: Move the ASEs checks after setting the core's CFLAGSMarkos Chandras
2015-02-19MIPS: Makefile: Pass -march option on Loongson3A coresRalf Baechle
2015-02-18MIPS: Alchemy: Remove bogus args from alchemy_clk_fgcs_detrTomeu Vizoso
2015-02-18Merge tag 'for-linus-20150216' of git://git.infradead.org/linux-mtdLinus Torvalds
2015-02-17MIPS: Add Malta QEMU 32R6 defconfigMarkos Chandras
generated by cgit v1.2.3 (git 2.0.4) at 2024-05-25 03:29:50 +0000