summaryrefslogtreecommitdiff
path: root/arch/x86/include/asm/msr-index.h
AgeCommit message (Expand)Author
2019-11-16x86/bugs: Add ITLB_MULTIHIT bug infrastructureVineela Tummalapalli
2019-11-16x86/speculation/taa: Add mitigation for TSX Async AbortPawan Gupta
2019-11-16x86/msr: Add the IA32_TSX_CTRL MSRPawan Gupta
2019-09-06x86/CPU/AMD: Clear RDRAND CPUID bit on AMD family 15h/16hTom Lendacky
2019-05-14x86/speculation/mds: Add basic bug infrastructure for MDSAndi Kleen
2019-05-14x86/msr-index: Cleanup bit definesThomas Gleixner
2019-05-14x86/speculation: Prepare for per task indirect branch speculation controlTim Chen
2019-03-13x86: Add TSX Force Abort CPUID/MSRPeter Zijlstra (Intel)
2018-08-15x86/speculation: Use ARCH_CAPABILITIES to skip L1D flush on vmentryPaolo Bonzini
2018-08-15x86/KVM/VMX: Add L1D MSR based flushPaolo Bonzini
2018-05-22x86/bugs: Rename SSBD_NO to SSB_NOKonrad Rzeszutek Wilk
2018-05-22x86/speculation: Add virtualized speculative store bypass disable supportTom Lendacky
2018-05-22x86/bugs: Rename _RDS to _SSBDKonrad Rzeszutek Wilk
2018-05-22x86/process: Allow runtime control of Speculative Store BypassThomas Gleixner
2018-05-22x86/process: Correct and optimize TIF_BLOCKSTEP switchKyle Huey
2018-05-22x86/bugs/intel: Set proper CPU features and setup RDSKonrad Rzeszutek Wilk
2018-02-13x86/msr: Add definitions for new speculation control MSRsDavid Woodhouse
2018-01-17x86/cpu/AMD: Use LFENCE_RDTSC in preference to MFENCE_RDTSCTom Lendacky
2018-01-17x86/cpu/AMD: Make LFENCE a serializing instructionTom Lendacky
2017-07-21kvm: vmx: Check value written to IA32_BNDCFGSJim Mattson
2016-10-14x86: Remove duplicate rtit status MSR macroLongpeng(Mike)
2016-07-07x86: remove duplicate turbo ratio limit MSRsSrinivas Pandruvada
2016-05-05perf/x86/intel/pt: Add IP filtering register/CPUID bitsAlexander Shishkin
2016-05-05perf/x86/intel/pt: Move PT specific MSR bit definitions to a private headerAlexander Shishkin
2016-04-23perf/x86/intel/rapl: Support Skylake RAPL domainsSrinivas Pandruvada
2016-04-13Merge tag 'v4.6-rc3' into perf/core, to refresh the treeIngo Molnar
2016-04-08Merge branches 'pm-core', 'powercap' and 'pm-tools'Rafael J. Wysocki
2016-04-07tools/power turbostat: print IRTL MSRsLen Brown
2016-03-31perf/x86/msr: Add AMD IRPERF (Instructions Retired) performance counterHuang Rui
2016-03-31perf/x86/msr: Add AMD PTSC (Performance Time-Stamp Counter) supportHuang Rui
2016-03-29x86/cpufreq: Remove duplicated TDP MSR macro definitionsVladimir Zapolskiy
2016-03-16Merge tag 'pm+acpi-4.6-rc1-1' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds
2016-03-14Merge branch 'turbostat' of git://git.kernel.org/pub/scm/linux/kernel/git/len...Rafael J. Wysocki
2016-02-17x86/msr: Document msr-index.h rule for additionBorislav Petkov
2016-02-17x86 msr-index: Simplify syntax for HWP fieldsLen Brown
2015-11-24x86/cpu/amd, kvm: Satisfy guest kernel reads of IC_CFG MSRBorislav Petkov
2015-11-16Merge branch 'pm-tools'Rafael J. Wysocki
2015-11-13x86: remove unused definition of MSR_NHM_PLATFORM_INFOLen Brown
2015-10-15cpufreq: intel_pstate: get P1 from TAR when availableSrinivas Pandruvada
2015-09-27Merge branch 'perf-urgent-for-linus' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds
2015-09-21KVM: x86: trap AMD MSRs for the TSeg base and maskPaolo Bonzini
2015-09-18perf/x86/intel/pebs: Add PEBS frontend profiling for SkylakeAndi Kleen
2015-09-01Merge tag 'pm+acpi-4.3-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/...Linus Torvalds
2015-08-24Merge branch 'turbostat' of https://git.kernel.org/pub/scm/linux/kernel/git/l...Rafael J. Wysocki
2015-08-04x86: Add new MSRs and MSR bits used for Intel Skylake PMU supportAndi Kleen
2015-08-04perf/x86/intel/pt: Add new timing packet enablesAlexander Shishkin
2015-06-07x86/uapi: Do not export <asm/msr-index.h> as part of the user API headersBorislav Petkov
2012-12-14UAPI: (Scripted) Disintegrate arch/x86/include/asmDavid Howells
2012-12-13Merge tag 'kvm-3.8-1' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds
2012-11-30KVM: x86: Emulate IA32_TSC_ADJUST MSRWill Auld
generated by cgit v1.2.3 (git 2.0.4) at 2024-05-15 09:04:21 +0000