summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Collapse)Author
2012-05-03arm: tegra: enterprise: Set gpio LCD_D8 to tristateKarthik Ramakrishnan
LCD_D8 used for BAT_REMOVAL staus from PMU to be programmed as input/tristate to in line with hardware schematics. It is connected VIO_IN Bug 955519 (Cherry picked from I692d8d805c54da3996c33b9837b197a6995689c8) Change-Id: I68e6566249675cd5fce8aa954983478e4fc29a4c Reviewed-On: http://git-master/r/#change,91589 Signed-off-by: Karthik Ramakrishnan <karthikr@nvidia.com> Reviewed-on: http://git-master/r/99742 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
2012-05-03ARM: tegra: clock: Add DSI implicit dependency on PLLPAlex Frid
Added dsi fixed clock entry derived from PLLP_OUT3. This would allow DC driver to properly ref-count implicit dependency of DSI operations on PLLP_OUT3 clock. Bug 933653 Change-Id: I71e6ada13f9d231c5a4924f345cdbf7cf05cd59e Signed-off-by: Alex Frid <afrid@nvidia.com> Reviewed-on: http://git-master/r/98103 Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com> Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
2012-05-02arm: tegra: Update pinmux setting for nct alertAshwini Ghuge
Set KB_ROW11 pin to default PULL_UP to fix the excessive interrupts from nct alert. Bug 973536 Change-Id: Idab3769f3fe1945f5e0f487f7bd23a7c0b58d5d1 Signed-off-by: Ashwini Ghuge <aghuge@nvidia.com> Reviewed-on: http://git-master/r/99339 Reviewed-by: Bitan Biswas <bbiswas@nvidia.com> Tested-by: Bitan Biswas <bbiswas@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Hunk Lin <hulin@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com> GVS: Gerrit_Virtual_Submit
2012-05-02Revert "arm: tegra3: change min_rate for clocks"Amit Kamath
This reverts commit 5dc206986103aaa443fa6b0ef6fef20bcb35d299 because it causes noisy audio playback on Tegra3 platforms with secure-os. Bug 939415 Change-Id: Ib19962dd57a2560945d1c0ed49b3eade2c751446 Signed-off-by: Bharat Nihalani <bnihalani@nvidia.com> Reviewed-on: http://git-master/r/98986 Reviewed-by: Automatic_Commit_Validation_User
2012-05-02arm: tegra3: configs:marvel driver as a moduleNarayan Reddy
enable marvel driver as module to load at boot time Bug 954218 Change-Id: I7dc6385dcbad7b7a7960b688c6d74bd6bc35cad9 Signed-off-by: Narayan Reddy <narayanr@nvidia.com> Reviewed-on: http://git-master/r/98454 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2012-05-01video: tegra: dc: Set default videomodeShashank Sharma
Set default videomode during the dc probe. This patch enables HDMI during the probe only and fixes following issues: 1. Until Xinit there was no display on HDMI. 2. Framebuffer console on HDMI needs it to be enabled well before Xinit. Bug: 930136 Change-Id: Ieaf5c69eefa4a6584893425ad4fd772bcd91ea11 Signed-off-by: Shashank Sharma <shashanks@nvidia.com> Reviewed-on: http://git-master/r/99635 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-05-01arm: tegra: kai: do not enable wakeup for interrupt keysJohnny Qiu
Bug 975433 MAX77663 driver hasn't implemented irq_set_wake(). Actually its interrupt always wakes up AP. Set wakeup = false to reduce warning messages in kernel. Change-Id: Id4f43d7d2ba879c92846091e2062765de7ea477e Signed-off-by: Johnny Qiu <joqiu@nvidia.com> Reviewed-on: http://git-master/r/99536 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Venu Byravarasu <vbyravarasu@nvidia.com> Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
2012-05-01arm: tegra: kai: disable the always-on flag of modem regulatorHunk Lin
Disable the always-on flag of modem regulator so the regulator is possilbe to be powered off. bug 966960 Change-Id: Ibe88e6a5554c7fde27b9142b35d26d252aa40334 Signed-off-by: Hunk Lin <hulin@nvidia.com> Reviewed-on: http://git-master/r/99494 Reviewed-by: Sheshagiri Shenoy <sshenoy@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com> GVS: Gerrit_Virtual_Submit
2012-05-01ARM: tegra: add powergating trace eventPeter De Schrijver
Add a trace event for powergating. The existing power_domain_target is used. state 0 is used for off and state 1 is used for on. This patch only traces non CPU domains. The powerstate of CPU domains is already traced using power_start events. bug 976845 Change-Id: Ic9503f7b42b35c0bf70c7b64a7f15c4960637200 Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com> Reviewed-on: http://git-master/r/99416 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Antti Miettinen <amiettinen@nvidia.com> Reviewed-by: Matthew Longnecker <mlongnecker@nvidia.com> Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com>
2012-05-01arm: tegra: sh532u focuser board supportErik Lilliebjerg
Enabling the sh532u driver feature to not register itself if it does not identify the sh532u device during probe. This is for the case where the platform does not populate the device. Bug 929133 Change-Id: Ic5ac7fa0ae4c05e4978fe7aebc3fc630ef1c2fd3 Signed-off-by: Erik Lilliebjerg <elilliebjerg@nvidia.com> Reviewed-on: http://git-master/r/92340 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-04-30usb: host: tegra: configure hotplug in usb phy driverahcheng
Properly configure USB_PHY_CLK_VALID_INT_ENB. Bug 926787 Change-Id: I9c70ce4e35e5c3b841c6240cbb4ce1c9b9f2a8ff Signed-off-by: ahcheng <ahcheng@nvidia.com> Reviewed-on: http://git-master/r/84800 (cherry picked from commit 2eba70e75f6baa9e76bea309927b9841dd32bb9e) Reviewed-on: http://git-master/r/98798 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-04-30arch: arm: tegra: Add support for marvell 8797Nitin Bindal
If bootloader specify that marvell wifi chip is present on the board, then create marvell wifi device, else create broadcom wifi device. Bug 954218 Change-Id: Ia0515e70b6d4b239a165b8d8629e3b90c19666b6 Signed-off-by: Nitin Bindal <nbindal@nvidia.com> Reviewed-on: http://git-master/r/98490 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-04-30arm: tegra: kai: code cleanupnaveenk
For kai we are not using embedded_sdio this patch removes embedded_sdio_data Bug 932086 Change-Id: Id787803094b6baa39c02bb65bead04d819d04b23 Reviewed-on: http://git-master/r/97884 Tested-by: Naveen Kumar Arepalli <naveenk@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
2012-04-30arm: tegra: disable built_in support for sdionaveenk
disable built_in support for sdio devices on cardhu,ventana whistler and kai Bug 956238 Bug 932086 Change-Id: I090174f6119729d25736a7704c6a458eeeb230c5 Signed-off-by: naveen kumar arepalli <naveenk@nvidia.com> Reviewed-on: http://git-master/r/96079 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Nitin Bindal <nbindal@nvidia.com> Tested-by: Nitin Bindal <nbindal@nvidia.com> Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
2012-04-30tegra: usb: phy: fix the struct name of hsicJubeom Kim
Change-Id: I54a46230ee743ac9c740048cdb38328947d52c3c Signed-off-by: Jubeom Kim <jubeomk@nvidia.com> Reviewed-on: http://git-master/r/96133 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-04-30arm: tegra: baseband: Discard modem remote wakeup in L3 transitionSteve Lin
There is race between USB autopm and system PM. The device's upstream port may not be ready if USB autopm is triggered by modem remote wakeup GPIO during the L3 to L0 or L0/L2 to L3 transition. Bug 955162 Reviewed-on: http://git-master/r/91369 (cherry picked from commit b668f74e93a4ae33b380744a8ac28c098456b459) Change-Id: I1a9c2dadb530144aa8741370247272b6962fe777 Signed-off-by: Steve Lin <stlin@nvidia.com> Reviewed-on: http://git-master/r/96593 Reviewed-by: Automatic_Commit_Validation_User
2012-04-26ARM: tegra: clock: Move SCLK shared users initializationAlex Frid
Moved SCLK shared users initialization from silicon only section of init table to common silicon/emulation section - there is no reason to limit this settings to silicon only. Change-Id: Ib1aa1bd3f98008b6584222e6c49f0825d635b8bd Signed-off-by: Alex Frid <afrid@nvidia.com> Reviewed-on: http://git-master/r/98104 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-04-26ARM: tegra: fuse: Remove overriding chipid and revJuha Tukkinen
Remove overriding chipid and revision from command line as this is not used anywhere. Change-Id: I41789534c51c14b5194ba84be4b312b99b25c281 Signed-off-by: Juha Tukkinen <jtukkinen@nvidia.com> Reviewed-on: http://git-master/r/95871 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-25ARM: vfp: Prevent process migrationHyungwoo Yang
System crashes if there is process migration during vfp_init() call. During vfp_init(), if a process which called vfp_enable() is migrated just after the call, then the process executing the rest of code will access a VFP unit which is not ENABLED and also smp_call_function() will not work as it is expected. This patch prevents process migration during vfp_init(). Bug 968524 Bug 961609 Bug 957974 Bug 958581 Bug 959838 Bug 946739 Change-Id: I18c0ff3af490578afd5add7a1d64cab8c8ebf487 Signed-off-by: Hyungwoo Yang <hyungwooy@nvidia.com> Reviewed-on: http://git-master/r/98029 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Karan Jhavar <kjhavar@nvidia.com> Reviewed-by: Thomas Cherry <tcherry@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2012-04-25arm: oprofile: backtracing support for AndroidOleg Strikov
The stack frame for Android is slightly different than that used for vanilla Linux. Bug 935536 Signed-off-by: Ryan V. Bissell <rbissell@nvidia.com> Reviewed-on: http://git-master/r/82600 (cherry picked from commit bb6d1e211bdb41c129ee17489814327d7d8d2fb8) Change-Id: Ie0e924d45398c7def58e3722035911d905614b6f Reviewed-on: http://git-master/r/89507 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Oleg Strikov <ostrikov@nvidia.com> Reviewed-by: Janne Hellsten <jhellsten@nvidia.com> Tested-by: Ryan Bissell <rbissell@nvidia.com>
2012-04-24hdmi: Set INJECT_NULL_SAMPLE only for stereo streamsSayak Ghosh Choudhury
Bug 953210 Change-Id: Id40b3fe90174a2a8c9a6faf3f35f61d9f7eeb642 Signed-off-by: Sayak Ghosh Choudhury <sayakc@nvidia.com> Reviewed-on: http://git-master/r/98477 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-04-24ARM: mm: cache-l2x0: use L2X0_CACHE_ID_PART_MASK to get cache-idVarun Wadekar
l2x0_unlock does not use L2X0_CACHE_ID_PART_MASK to get the actual cache-id, thus always iterating over only one I and one D lockdown register. Change-Id: If473bd32991a6a97f9da6b8712f297a8bd00d32e Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> Reviewed-on: http://git-master/r/96954 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Aleksandr Frid <afrid@nvidia.com> Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
2012-04-24ARM: tegra: cardhu: open drain pin need not to set tristateLaxman Dewangan
When open drian pin is set as gpio-input, the pin is set as tristate and hence need not to set this again tristate from pinmux controller. Setting the pin in normal in pinmux controller and then - setting HIGH by gpio-input and pull-up so that pin is tristated through gpio controller. - Setting LOW by gpio-output and drive to LOW. As pin is in normal state in the pinmux, the output will be set to LOW. bug 973591 bug 969182 Change-Id: Ia9518f79987c9562bb57f95a468bdc5b5e143b87 Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-on: http://git-master/r/98434 Reviewed-by: Rakesh Bodla <rbodla@nvidia.com> Tested-by: Rakesh Bodla <rbodla@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
2012-04-24ARM: tegra: cardhu: pm299: off core-power in LP0Laxman Dewangan
Making core power to be off in LP0. bug 973979 Change-Id: I0c8f44fce2204395530c63fd0056f98a3c4ef115 Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-on: http://git-master/r/98413 Reviewed-by: Automatic_Commit_Validation_User
2012-04-24arm: tegra: pm: use writel instead pmc_32kwritelShridhar Rasal
For update of PMC_CTRL register delay is not required. Replacing pmc_32kwritel by writel to improve cluster switch time. bug 954247 Change-Id: Ic39c6fafd606321d549cf26e4cfe662f462b9bdc Signed-off-by: Shridhar Rasal <srasal@nvidia.com> Reviewed-on: http://git-master/r/97229 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2012-04-24ARM: tegra: provide fixed mapping for PCIe hostPeter De Schrijver
Provide a fixed mapping for the PCIe host registers. This reduces the pressure on the VMALLOC area significantly. bug 969392 Change-Id: I80ea0dd5e81a005f86a26eb47aea00d78e9e0ad2 Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com> Signed-off-by: Manoj Chourasia <mchourasia@nvidia.com> Reviewed-on: http://git-master/r/96748 Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Juha Tukkinen <jtukkinen@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2012-04-24ARM: tegra: pcie: fix pcie resume issueShridhar Rasal
Its observed that PCIE all clocks enabled on resume. Follow up resume and suspend only if any port added bug 943712 Change-Id: I0644aad8a4994726451cda094f2607eb8398aadf Signed-off-by: Shridhar Rasal <srasal@nvidia.com> Reviewed-on: http://git-master/r/95836 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2012-04-24ARM: tegra2: dvfs: Update DVFS rails statistic for Tegra2Joshua Cha
LP2 state of Tegra2 is considered into rail statistic. Change-Id: Iab2e0fe25ecb8feca1f4aa1040ce5020e6dcf584 Signed-off-by: Joshua Cha <joshuac@nvidia.com> Reviewed-on: http://git-master/r/98118 Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com> Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
2012-04-23ARM: tegra: dvfs: update DVFS table for KaiAnkit Pashiney
update DVFS table for kai. bug 945613 Signed-off-by: Ankit Pashiney <apashiney@nvidia.com> Change-Id: If4d2e814bc01df1d14ae05b8f5c557d387ae19e4 Reviewed-on: http://git-master/r/95463 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Ankit Pashiney <apashiney@nvidia.com> Tested-by: Ankit Pashiney <apashiney@nvidia.com> Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
2012-04-23arm: tegra: xmm: check return value of autopm_getShawn Joo
check return value of usb_autopm_get_interface(). if return value is not success, usb_autopm_put_interface() should not be called to make up the reference count. Bug 936094 Signed-off-by: Shawn Joo <sjoo@nvidia.com> Reviewed-on: http://git-master/r/85974 (cherry picked from commit aad2bf5c8fef639465c4bb895b73a23c3f0c0403) Change-Id: Ifd1deb1e0953eae1fd8d41f48989b650d6951fed Reviewed-on: http://git-master/r/97647 Reviewed-by: Shawn Joo <sjoo@nvidia.com> Tested-by: Shawn Joo <sjoo@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Steve Lin <stlin@nvidia.com>
2012-04-20ARM: tegra: cardhu: set open drain type to be false for normal pinLaxman Dewangan
When registering fixed regulator for gpio, setting the open drain state to false for normal pin i.e. non-open drain pin. This was side effect of the changes done for porting gpio regulator to fixed regulator. bug 970262 Change-Id: I1977e48b3461f8eb2aacadc28e4b53165ac4e1ec Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-on: http://git-master/r/97946 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
2012-04-20ARM: tegra: dma: Use no DMA interrupts if no callbacksChaitanya Bandi
If there are no callbacks associated with the request, dma interrupt is not enabled. Bug 969125 Change-Id: Ifbf2a8d6c474187927ee38af03cb96e53e199b83 Signed-off-by: Chaitanya Bandi <bandik@nvidia.com> Reviewed-on: http://git-master/r/96724 Reviewed-by: Automatic_Commit_Validation_User Tested-by: Sumit Bhattacharya <sumitb@nvidia.com> Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
2012-04-19arm: tegra: enterprise: Correct sdmmc4 tap delayPavan Kunapuli
For SDMMC4 GMI interface, tap delay value of 0xF is recommended by HW team. Bug 911075 Change-Id: I2cdf90f34341cb8062dbded52ff1739c0c84cb0d Signed-off-by: Pavan Kunapuli <pkunapuli@nvidia.com> Reviewed-on: http://git-master/r/97668 Reviewed-by: Bitan Biswas <bbiswas@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User
2012-04-19arm: tegra3: change min_rate for clocksAmit Kamath
Set minimum sclk,pclk and hclk rate same at 12Mhz for power optimization bug 939415 Change-Id: I579eeca780357b02f65333ffea58301040943506 Signed-off-by: Amit Kamath <akamath@nvidia.com> Reviewed-on: http://git-master/r/96922 Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com> Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
2012-04-19Revert "ARM: pm: force non-zero return value from __cpu_suspend when aborting"Sang-Hun Lee
This reverts commit 037bc840859c0d52abedeb576888714698f04bcf. Bug 967887 Signed-off-by: Sang-Hun Lee <sanlee@nvidia.com> Change-Id: I89fa9aad8e56628ebb8932c694d37ab92daaab22 Reviewed-on: http://git-master/r/96796 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-19Revert "ARM: pm: preallocate a page table for suspend/resume"Sang-Hun Lee
This reverts commit 55f0f45a45263ba26bd473f50f867d29dd836e46. Bug 967887 Signed-off-by: Sang-Hun Lee <sanlee@nvidia.com> Change-Id: I036e0bd4e391a17dec8fa0fe86da7eb6b98d503a Reviewed-on: http://git-master/r/96795 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-19Revert "ARM: pm: only use preallocated page table during resume"Sang-Hun Lee
This reverts commit 46d9f14943770c24603ef7cdfd8eb2dbcd3c1248. Bug 967887 Signed-off-by: Sang-Hun Lee <sanlee@nvidia.com> Change-Id: Iee732d8137043240902201d7783d2c3fede98fbe Reviewed-on: http://git-master/r/96794 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-19Revert "ARM: pm: get rid of cpu_resume_turn_mmu_on"Sang-Hun Lee
This reverts commit 5682179d980e1a70bcf37fd97a14e27a2ddde822. Bug 967887 Signed-off-by: Sang-Hun Lee <sanlee@nvidia.com> Change-Id: Ieb44d89a8361d1fa59b3d6375234f06f57c1c717 Reviewed-on: http://git-master/r/96793 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-19Revert "ARM: pm: no need to save/restore context ID register"Sang-Hun Lee
This reverts commit 16e0bb8c46656b1d902d422e0065c746af161a1c. Bug 967887 Signed-off-by: Sang-Hun Lee <sanlee@nvidia.com> Change-Id: Ifa115c4030c48cbd0b629cf02899ca8c6f25d314 Reviewed-on: http://git-master/r/96792 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-19Revert "ARM: pm: convert some assembly to C"Sang-Hun Lee
This reverts commit 11a2e1bb69affe9e8273bc6d1452cd9282ddd27a. Bug 967887 Signed-off-by: Sang-Hun Lee <sanlee@nvidia.com> Change-Id: Ibace368a190a14d24e1cc963e8e2a7ed6fdbba6a Reviewed-on: http://git-master/r/96791 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-19Revert "ARM: pm: add L2 cache cleaning for suspend"Sang-Hun Lee
This reverts commit a27cd62bb4934abe2af420ba7ca5115fbfb653be. Bug 967887 Signed-off-by: Sang-Hun Lee <sanlee@nvidia.com> Change-Id: I826224a4aea4bac78f9d2d1ce6797e8585fc148b Reviewed-on: http://git-master/r/96790 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-19Restore "ARM: tegra: power: Workaround PMD corruption by cpu_resume_mmu"Sang-Hun Lee
This restores commit 607d5ec8bb46f95473533f611da1ffc97907d16e. The common ARM CPU state suspend/resume code does not work with and external L2 cache controller (like a PL310) enabled. This change fixes corruption of the current PMD by the MMU resume code. cpu_resume_mmu modifies the currently active page tables to add a flat (VA==PA) section mapping of cpu_resume_turn_mmu_on to handle MMU off-to-on transition. It turns off the L1 data cache but it knows nothing of the L2 cache. Since page table walks are L2 cacheable, other CPUs in the system can pick up the corrupted PMD which will eventually result in a kernel panic. The workaround for this is to modify push_ctx_regs to save the current TTB0 and CONTEXID registers in the CPU register context and switch to the private tegra_pgd before saving the rest of the CPU context. The tegra_pgd already has a flat mapping for the code in question, so it can't be damaged by the actions of cpu_resume_mmu. Likewise, pop_ctx_regs is modified to restore the actual TTB0 and CONTEXTID registers when restoring the CPU registers. Bug 967887 Change-Id: Iaf98c46359860531874354e8cddabe299ea90d57 Signed-off-by: Sang-Hun Lee <sanlee@nvidia.com> Reviewed-on: http://git-master/r/96789 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-19Revert "ARM: tegra: remove usage of USE_TEGRA_CPU_SUSPEND"Sang-Hun Lee
This reverts commit e6d0e0ceec7cd1a7b8085eb31d2e70bc4d15684f. Bug 967887 Change-Id: I60927a93ebdf6ba4da14311f8ffcc1edf4f56391 Signed-off-by: Sang-Hun Lee <sanlee@nvidia.com> Reviewed-on: http://git-master/r/96788 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-19Revert "ARM: tegra: rethink the cpu suspend-resume code path"Sang-Hun Lee
This reverts commit f31ca2d9e0580b58dc51fde31fc8ace190dd253b. Bug 967887 Change-Id: I3fe975f7a6939cace5e208947bcb82e09008c0ac Signed-off-by: Sang-Hun Lee <sanlee@nvidia.com> Reviewed-on: http://git-master/r/96787 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-19Revert "ARM: tegra20: pm: flush L1 data before exit coherency"Sang-Hun Lee
This reverts commit 209209a303742d6312f66896b4351dd97e48e24c. Bug 967887 Change-Id: I2464db28b5a4970d6e60ef79c89c2107c64cb6d3 Signed-off-by: Sang-Hun Lee <sanlee@nvidia.com> Reviewed-on: http://git-master/r/96786 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-19Revert "ARM: tegra30: pm: flush L1 data before exit coherency on secondary CPU"Sang-Hun Lee
This reverts commit 743c03fbeb5908faf4aef6bee7702a2ad4caac22. Bug 967887 Change-Id: Ie4477e3b5fa9773c9e60b5cace47b3ff240a4bf1 Signed-off-by: Sang-Hun Lee <sanlee@nvidia.com> Reviewed-on: http://git-master/r/96785 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
2012-04-19ARM: tegra: remove T30 FPGA supportJuha Tukkinen
Remove T30 FPGA support as it will conflict with downstreaming mainline way of using chipid and revision. Change-Id: Ic1fd1107801de13c265c7dde8571e0537c43f4fd Signed-off-by: Juha Tukkinen <jtukkinen@nvidia.com> Reviewed-on: http://git-master/r/95872 Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com> Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
2012-04-19arm: tegra: resolve compilation time warningsSanjay Singh Rawat
Bug 949219 Change-Id: I875f8688a272c415ebf345b8f30e4afdf7551b29 Signed-off-by: Sanjay Singh Rawat <srawat@nvidia.com> Reviewed-on: http://git-master/r/91523 Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com> Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
2012-04-18ARM: tegra: cardhu: pm299: enable 3v3 rail during bootLaxman Dewangan
Enabling the 3v3 voltage rail during boot. bug 822562 Change-Id: I15318b0c30bae716f40985cbee06cd9eaff54ee3 Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-on: http://git-master/r/96685 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
2012-04-18ARM: tegra: usb: kai: pmu int not requiredKrishna Yarlagadda
vbus int can be generated from pmu and directly from port when host mode is reqruied, we use vbus int and pmu int is not required as usb clock is not disabled. Bug 961166 Change-Id: I96fde7daf052a7c5b8e94414e309b0be6354ec80 Signed-off-by: Krishna Yarlagadda <kyarlagadda@nvidia.com> Reviewed-on: http://git-master/r/96338 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Chandler Zhang <chazhang@nvidia.com> Tested-by: Chandler Zhang <chazhang@nvidia.com> Reviewed-by: Sachin Nikam <snikam@nvidia.com>
generated by cgit v1.2.3 (git 2.0.4) at 2024-05-02 02:24:23 +0000