summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Collapse)Author
2012-06-22arm: tegra: usb: restore the AP/modem handshakingSteve Lin
Restore the AP/modem handshaking functions and clean up the null phy driver. Bug 996035 Signed-off-by: Steve Lin <stlin@nvidia.com> Reviewed-on: http://git-master/r/109044 (cherry picked from commit ff27e8a48a53fe70949d95915f62dd2e03c73df7) Change-Id: I12a2401a7fcc540a657ab15378d440ef85561001 Reviewed-on: http://git-master/r/110145 Reviewed-by: Automatic_Commit_Validation_User Tested-by: Steve Lin <stlin@nvidia.com> Reviewed-by: Steve Lin <stlin@nvidia.com>
2012-06-22arm: configs: tegra: Enable ISL29028 sensor in L4TKonsta Holtta
Enabling ALS and Proximity sensor ISL29028 for Tegra3 boards in L4T defconfig. Also, Disabling the ISL sensors which are not present on Tegra3 boards. Bug 876339 Change-Id: I22c318a43b0c5fe667e89c9dd9f99c84a368c8f9 Reviewed-on: http://git-master/r/110065 Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com> Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
2012-06-22ARM: config: tegra3: enable PCIEASPMVidya Sagar
Enables the Active State Power Management (ASPM) support in the PCIe framework Bug 815499 Change-Id: I76f9fc6a5b6feed8e47e5a4a3825b71c487b79ed Signed-off-by: Vidya Sagar <vidyas@nvidia.com> Reviewed-on: http://git-master/r/109747 Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com> Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
2012-06-20arm: tegra: use rfkill-gpio driver to register bluetooth rfkillNagarjuna Kristam
rfkill-gpio driver is available in linux delivery as a generic rfkill driver. use rfkill-gpio driver to perform bluetooth RFKILL gpio activities, instead of bcm4329 rfkill driver. Bug 993990 Signed-off-by: Nagarjuna Kristam <nkristam@nvidia.com> Change-Id: I654b93f099431029177913605d15ad921df07833 Reviewed-on: http://git-master/r/108499 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-20ARM: config for PCIe frameworkVidya Sagar
Bug 815499 Change-Id: I6ce9a2bb4afbfd797fc5a0bf0d1027bdc0c1459d Signed-off-by: Vidya Sagar <vidyas@nvidia.com> Reviewed-on: http://git-master/r/109745 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2012-06-19arm: tegra: emc: Fix compiler warningJuha Tukkinen
Initialize a variable to avoid a compiler warning and a potential bug. Bug 999222 Change-Id: I77724b21d20049340943856c8d00af5e067c206a Signed-off-by: Juha Tukkinen <jtukkinen@nvidia.com> Reviewed-on: http://git-master/r/109552 Reviewed-by: Automatic_Commit_Validation_User Tested-by: Stefan Becker <stefanb@nvidia.com> Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
2012-06-19arm: Tegra: Harmony: highspeed uart enableRamalingam C
Based on the kernel command line argument, this change will register the UARTD for the tegra_uart driver, instead of the serial8250. Hence we can put the harmony for the UART automation test. Bug 991545 Change-Id: I5e637c73f4ce352fb615453121d14e2874e51a53 Signed-off-by: Ramalingam C <ramalingamc@nvidia.com> Reviewed-on: http://git-master/r/106755 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Mursalin Akon <makon@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
2012-06-19arm: tegra: Fix cpu governor change issuePuneet Saxena
It fixes the issue where cpu governor change was inconsistent across platforms. In T2x, AUTO HOTPLUG is disabled therefore we need to store/restore gov for all online cpus across LP0 cycle. In T3x, AUTO HOTPLUG is enabled therefore storing/restoring gov for Cpu0 across LP0 cycle. Cpu0 remains online in suspend and resume. bug 991081 Change-Id: I167654aa21e4832b3fdc40e3d388a4d3f984632b Signed-off-by: Puneet Saxena <puneets@nvidia.com> Reviewed-on: http://git-master/r/105404 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-18ARM: tegra: dvfs: Fix error checking of voltageJuha Tukkinen
Fix error checking of predicted voltage. Also get rid of maybe-uninitialized warning when using 4.6 toolchain. Bug 949219 Bug 999222 Change-Id: I47553aba5a93c91bdd93cbf75081d69f92aec4dd Signed-off-by: Juha Tukkinen <jtukkinen@nvidia.com> Reviewed-on: http://git-master/r/108899 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-15Merge remote-tracking branch 'origin/dev/omp_bcmdhd_update_5_90_195_61' into ↵varun colbert
promotion_build
2012-06-15arm: tegra: configs: enable CONFIG_TUNOm Prakash Singh
Bug 997101 Signed-off-by: Om Prakash Singh <omp@nvidia.com> Change-Id: I5da0bfe342193d93e021eb9a24aacb09bf38e6a0 Reviewed-on: http://git-master/r/108780 Reviewed-by: Om Prakash Singh <omp@nvidia.com> Tested-by: Om Prakash Singh <omp@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Rakesh Kumar <krakesh@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2012-06-15arm: tegra: usb_phy: disable all interrupt for 2lsBH Hsieh
Disable all interrupts on current CPU while doing 2ls to make sure the 3 us delay being executed precisely bug 944998 Change-Id: I645709ffdd2481a63223272e1b3f7f1f78466236 Reviewed-on: http://git-master/r/108536 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2012-06-15arm: tegra: xmm: removing L3 state transitionVinayak Pane
Remove L3 state from xmm power driver. New usb phy code allows pm state transition L0->L2 and L2->L0. When the system goes in LP0/LP1 suspend then the modem power state is kept at L2 and bus state in suspend controlled by PMC. At system resume the hsic bus is given back to USB. Bug 991709 Change-Id: Ib3b74d7da30a5103eddd747726ac7c4423472c76 Signed-off-by: Vinayak Pane <vpane@nvidia.com> Reviewed-on: http://git-master/r/108076 Reviewed-by: Michael Hsu <mhsu@nvidia.com> Reviewed-by: Steve Lin <stlin@nvidia.com>
2012-06-15arm: tegra: configs: enable CFG80211Om Prakash Singh
Bug 999876 Change-Id: I174d6d7495454f4b28f0315513d6f703743f832d Signed-off-by: Om Prakash Singh <omp@nvidia.com>
2012-06-15arm: tegra: configs: enable DHD_ENABLE_P2POm Prakash Singh
Bug 999876 Change-Id: I174d6d7495454f4b28f0315513d6f703743f832d Signed-off-by: Om Prakash Singh <omp@nvidia.com>
2012-06-14video: tegra: host: Register devices in SoC filesTerje Bergstrom
Move the device structures to the driver source code files. Register all nvhost_device's in one loop which is called from board file. host1x driver code is moved to live under host1x, too. This causes a need to add host to include path of tegradc and nvavp. Bug 982965 Change-Id: If99cf9d1ef6bc24663ee8294c19370429ed04ca7 Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: http://git-master/r/104076 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-14ARM: Tegra: Enable 900MHz at 1V on restricted pll_mGraziano Misuraca
Allow pll_m to reach 900MHz at 1V on T30, T33, T37 rev A02+ SKUs. Bug 891320 Change-Id: Idbfb10014ae2a1d06abc3bc1d0bed59c583fac98 Signed-off-by: Graziano Misuraca <gmisuraca@nvidia.com> Reviewed-on: http://git-master/r/103453 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-14ARM: Tegra: cardhu: Let emc to 450MHz on T33+ at 1VGraziano Misuraca
Change dvfs table to allow emc to hit 450MHz at 1V VDD_CORE. Line in emc table is also used for T30/T30s but because those can't reach 1350mV they should never use a 450MHz bct and therefore jump from 400@1V to 800@1.2V as before. Bug 973238 Change-Id: I4f1f96c959658e6f9aeca8841c2bfa86fe20cfb8 Signed-off-by: Graziano Misuraca <gmisuraca@nvidia.com> Reviewed-on: http://git-master/r/101868 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-14ARM: tegra: dvfs: Update Tegra3 I/O dvfs tablesAlex Frid
Updated 0.95V entries in Tegra3 dvfs tables for nand, nor, spi, and pwm clocks with recent characterization results. Removed usb, pcie, and spdif dvfs since characterization allows running these interfaces in the entire supported voltage range. Bug 817679 Bug 841336 Change-Id: Iaaa2a3ff8b3c07915f1cb05e7b14da545428888e Signed-off-by: Alex Frid <afrid@nvidia.com> Reviewed-on: http://git-master/r/107779 Reviewed-by: Automatic_Commit_Validation_User Tested-by: Wen Yi <wyi@nvidia.com> Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
2012-06-14ARM: tegra: dvfs: Update Tegra3 display subsystem dvfs tablesAlex Frid
Updated 0.95V entries in Tegra3 dvfs tables for display and dsi with recent characterization results. Removed hdmi and crt dvfs since characterization allows running these modules at max rate in the entire supported voltage range. Bug 817679 Bug 841336 Change-Id: I28651a692e30a20536613460ea0e45155a530af7 Signed-off-by: Alex Frid <afrid@nvidia.com> Reviewed-on: http://git-master/r/107778 Reviewed-by: Automatic_Commit_Validation_User Tested-by: Wen Yi <wyi@nvidia.com> Reviewed-by: Jon Mayo <jmayo@nvidia.com> Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
2012-06-14ARM: tegra: dvfs: Update Tegra3 sclk and cbus dvfs tablesAlex Frid
Updated 0.95V entries in Tegra3 dvfs tables for sclk and cbus clocks with recent characterization results. Bug 817679 Bug 841336 Change-Id: I892690aea4c584b34be5dbfcbcd8b35abd86a997 Signed-off-by: Alex Frid <afrid@nvidia.com> Reviewed-on: http://git-master/r/107777 Reviewed-by: Automatic_Commit_Validation_User Tested-by: Wen Yi <wyi@nvidia.com> Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
2012-06-14ARM: tegra: usb_phy: Fixing HSIC port power codeVinod Atyam
Fixing the port power code for HSIC. During USB driver re-designing, port power code was incorrectly merged. Fixing the code now. Bug 889618 Bug 951061 Change-Id: I1b65662ed864343911abaffb58439ca2996543e7 Signed-off-by: Vinod Atyam <vatyam@nvidia.com> Reviewed-on: http://git-master/r/108302 Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com> Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
2012-06-14ARM: tegra: usb_phy: PMC changes for HSIC remote wakeupVinod Atyam
These are the changes for supporting HSIC remote wakeup and phy-off in auto-suspend. Bug 889618 Bug 951061 Change-Id: Ifd8144739c5dea49d8019b42b1a608dd13cc29be Signed-off-by: Vinod Atyam <vatyam@nvidia.com> Reviewed-on: http://git-master/r/107606 Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com> Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
2012-06-14ARM: tegra: resolve compilation time warningsSanjay Singh Rawat
- Adding flag to treat warning as error. - Handling warnings of unused variable, structures and functions, wrong return type, wrong type comparision. Bug 949219 Change-Id: I9d02387ce1073c4e46f69d01669285aa3754f1d9 Signed-off-by: Sanjay Singh Rawat <srawat@nvidia.com> Reviewed-on: http://git-master/r/104968 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2012-06-13ARM: tegra: enterprise: enable auto hotplugRakesh Bodla
Enabling hotplug detection support for baseband when it is crashed. Bug 995784 Change-Id: I75b7a3b79fb8f9e7c6d58b14090637f794e38bad Signed-off-by: Rakesh Bodla <rbodla@nvidia.com> Reviewed-on: http://git-master/r/108284 Reviewed-by: Automatic_Commit_Validation_User Tested-by: Alexandre Berdery <aberdery@nvidia.com> Reviewed-by: Alexandre Berdery <aberdery@nvidia.com> Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
2012-06-13arm: tegra: p1852: revert previous nor freq changeBob Johnston
nor frequency was changed inadvertently in a conflict resolution. Need to revert it back to proper value. Bug 948478 Change-Id: I8d8f778a58b2df64c8fcbf85c182fe3a888d7c03 Signed-off-by: Bob Johnston <bjohnston@nvidia.com> Reviewed-on: http://git-master/r/108247 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-13video: tegra: dc: Use ref-count to mask vblank interrupt.Kevin Huang
Bug 990586 Change-Id: I63da2bd0aaae86070718e0d769b8c9555db18547 Signed-off-by: Kevin Huang <kevinh@nvidia.com> Reviewed-on: http://git-master/r/107714 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Jon Mayo <jmayo@nvidia.com>
2012-06-13video: tegra: dc: Fix backlight on/off sequenceMark Zhang
Register backlight device after tegradc.0 and tegradc.1. This makes sure turning on/off backlight in correct sequence and eliminates the flicker during suspending and resuming. Bug 964626 Change-Id: I16a545b0148faa341b2443c76d9ca4c7eb7f636c Signed-off-by: Mark Zhang <markz@nvidia.com> Reviewed-on: http://git-master/r/105611 Reviewed-by: Automatic_Commit_Validation_User Tested-by: Peer Chen <pchen@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Shashank Sharma <shashanks@nvidia.com> Reviewed-by: Jon Mayo <jmayo@nvidia.com>
2012-06-13Avoid aliasing mappings in DMA coherent allocatorManoj Chourasia
Avoid multiple mappings with DMA coherent/writecombine allocator by pre- allocating the mappings, and removing that memory from the system memory mapping. (See previous discussions on linux-arm-kernel as to why this is bad.) NB1: By default, we preallocate 2MB for DMA coherent, and 2MB for write combine memory, rather than 1MB for each in case 1MB is not sufficient for existing platform usage. Platforms have the option of shrinking this down to 1MB DMA / 1MB WC (or even 2MB DMA / 0MB WC) if they so wish. The DMA memory must be a multiple of 1MB, the write combine memory must also be a multiple of 1MB, and the two together must be a multiple of 2MB. NB2: On ARMv6/7 where we use 'normal uncacheable' memory for both DMA and WC, the two pools are combined into one, as was the case with the previous implementation. The down side to this change is that the memory is permanently set aside for DMA purposes, but I believe that to be unavoidable if we are to avoid the possibility of the cache getting in the way on VIPT CPUs. This removes the last known offender (at this time) from the kernel. Given that DMA memory is fully coherent by this patch, cache invalidation/clean is not required and so, we skip cache related activities for the memory managed by the DMA layer. The bus address -> virtual address conversion normally used in the calling path and the fact that we remove kernel static mapping corresponding to the DMA buffers leads to exceptions otherwise. bug 876019 bug 965047 bug 987589 Change-Id: I72beb386605aafe1a301494a95a67d094ea6b2e4 Signed-off-by: Russell King <rmk@arm.linux.org.uk> Signed-off-by: Manoj Chourasia <mchourasia@nvidia.com> Reviewed-on: http://git-master/r/106212 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Varun Wadekar <vwadekar@nvidia.com> Reviewed-by: Krishna Reddy <vdumpa@nvidia.com> Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
2012-06-12ARM: tegra: p1852: defconfig: Enable PL310_ERRATA_727915Manoj Chourasia
bug 820324 Change-Id: Ia4dec298b3c0cda8cb4e8572b46067b7d06b3758 Signed-off-by: Manoj Chourasia <mchourasia@nvidia.com> Reviewed-on: http://git-master/r/107592 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-12arm: tegra: p1852: drive touch panel with resolution 1366x768Dongfang Shi
Enable WXGA display and touch input for p1852 touch panel. board-p1852-panel.c: added WXGA timing for atmel touch panel. board-p1852.c: initialize touch panel if touch input is defined. board-p1852.h: added p1852 touch panel GPIO and bus. tegra_p1852_gnu_linux_defconfig: added touch panel flags, not defined by default. bug 936232 Change-Id: Ia50b991f6aa5ed0ece458ad3871a68684a9234a6 Signed-off-by: Dongfang Shi <dshi@nvidia.com> Reviewed-on: http://git-master/r/101348 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-12ARM: Tegra: Kai: Move Raydium init declarationGraziano Misuraca
Move Raydium touch init declaration from board-specific board-kai.h to generic board-touch.h Signed-off-by: Graziano Misuraca <gmisuraca@nvidia.com> Change-Id: If82572a296ad6e5a3b1733827289e9b71a624176 Reviewed-on: http://git-master/r/95919 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-12emc: tegra3: Change debug eack_state permissionsHao Tang
Remove write permission of eack_state for cts verification. The init script will make it acessible on engineering builds Bug 906796 Change-Id: I1b5d77f4ee3d0e39106840eca0c53e6347c34ea1 Signed-off-by: Hao Tang <htang@nvidia.com> Reviewed-on: http://git-master/r/106668 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Aleksandr Frid <afrid@nvidia.com> Reviewed-by: Raymond Poudrier <rapoudrier@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Dan Willemsen <dwillemsen@nvidia.com>
2012-06-11arm: tegra: p1852: Remove unwanted audio clocksNitin Pai
Audio Sync clocks should be set at driver level. Removing this hack as the TDM driver sets the clocks now. Bug 948478 Change-Id: Ie001b601e740f22852a4dbb6b89a225a263208ee Signed-off-by: Nitin Pai <npai@nvidia.com> Reviewed-on: http://git-master/r/107534 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Manoj Chourasia <mchourasia@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Scott Peterson <speterson@nvidia.com>
2012-06-11video: tegra: dc: Clock-gate display modules dynamically.Kevin Huang
Bug 936337 Bug 899053 Change-Id: I2b3d8cfc8a00881338c1e17d03f2844d15ba7d3e Signed-off-by: Kevin Huang <kevinh@nvidia.com> Reviewed-on: http://git-master/r/106313 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-11ARM: tegra: p1852: remove tegra_gpio_enable/tegra_gpio_disableMohit Kataria
tegra_gpio driver supports configuring gpio when direction is set. So removed tegra_gpio_enable/tegra_gpio_disable from p1852 board file. Bug 984442 Change-Id: I176b99fb277e01d0ef426c793ce0d1b3bbbb847d Signed-off-by: Mohit Kataria <mkataria@nvidia.com> Reviewed-on: http://git-master/r/105902 Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
2012-06-11ARM: tegra: cardhu: enable DSI panel supportRakesh Iyer
Allow for DSI panel support to be present in release builds. Removed CONFIG_TEGRA_CARDHU_DSI config variable. Bug 978305. Change-Id: I2b34fa5c5331de897d2b753da90e26278a6b7870 Signed-off-by: Rakesh Iyer <riyer@nvidia.com> Reviewed-on: http://git-master/r/106919 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-07Merge remote branch 'origin/android-tegra-nv-3.1' into HEADTom Cherry
2012-06-07ARM: tegra3: usb: USB1_UTMIP_XCVR_CFG0_0 value changedRakesh Bodla
Changed USB1_UTMIP_XCVR_CFG0_0 register value with values provided by sys-eng * Implemented algo as described on Bug 974236 * Added variable 'usb_calib_mask' in 'usb platform data' to make distinction on how many bits to mask in usb_calib_0 fuse Bug 978870 Bug 972436 Change-Id: I71f27b0cf5ffe33a9896238b01c52650ca632352 Signed-off-by: Rakesh Bodla <rbodla@nvidia.com> Reviewed-on: http://git-master/r/103308 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-07Revert "usb: ehci: tegra: fix hsic enum failure"Rakesh Bodla
This is not merged properly reverting the change. This reverts commit 3b080222a7b37c31fe73be90c3e681096f8b82dd. Change-Id: Icb07c67bdff69a41685f7f8b038cf38306566789 Reviewed-on: http://git-master/r/107001 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-07arm: tegra: enterprise: Add builtin host support for enterpriseVenu Byravarasu
bug 947300 Change-Id: I22200b5f3657d08d59d202cb6c5c3cf551c18026 Signed-off-by: Venu Byravarasu <vbyravarasu@nvidia.com> Reviewed-on: http://git-master/r/106984 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-07arm: tegra: usb: Fixing phy close sequenceVenu Byravarasu
bug 947300 Change-Id: I1f696030adbdc79d08b30783565d9b195f9e2891 Signed-off-by: Venu Byravarasu <vbyravarasu@nvidia.com> Reviewed-on: http://git-master/r/106981 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Venkat Moganty <vmoganty@nvidia.com> GVS: Gerrit_Virtual_Submit
2012-06-07ARM: tegra: Set NVC config for cardhu-focusersSudhir Vyas
* NVC framework provides NVC_CFG_NODEV config for all NVC compliant camera drivers to make sure to delete the device nodes which are not found in I2C probing. This config is not set for all focuser modules on PM269, which introduces the issue. * Earlier only sh532u focuser was suppose to be on cardhu, hence this error condition did not get triggered but newly added focuser has exposed this error. * Set NVC_CFG_NODEV for both sh532u and ad5816 focusers. * Add regulator supply for cam2 ad5816 focuser, it fixes camera crash on first reboot on E1198 cardhu and I2C warnings. Bug 992611 Bug 995072 Change-Id: I3382a896e4e246a0a323bd13ae0889b6701351c7 Signed-off-by: Sudhir vyas <svyas@nvidia.com> Reviewed-on: http://git-master/r/106960 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Prayas Mohanty <pmohanty@nvidia.com> Reviewed-by: Sachin Nikam <snikam@nvidia.com> Reviewed-by: Frank Chen <frankc@nvidia.com>
2012-06-07ARM: tegra: enterprise: Remove tegra_gpio_enb/disAshwini Ghuge
Removing tegra_gpio_enable and disable calls from board files as they are supported through set direction calls in the driver Bug 984439 Change-Id: I011fc1ec52b31b1b0602d577f02a6d20f37e402d Signed-off-by: Ashwini Ghuge <aghuge@nvidia.com> Reviewed-on: http://git-master/r/102773 Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Rakesh Goyal <rgoyal@nvidia.com> Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
2012-06-07ARM: tegra: cpu: enable VDD_CPU rail before LP to G transitionJoseph Lo
When doing LP to G transition, it had a power up latency on VDD_CPU rail. To reduce the latency, CPU_LP can trun on the VDD_CPU rail before the LP to G transition. Bug 930985 Change-Id: I087e185ea5aa90f309b8cafba9bc4bb7d3fc950c Signed-off-by: Joseph Lo <josephl@nvidia.com> Reviewed-on: http://git-master/r/93141 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Antti Miettinen <amiettinen@nvidia.com> Tested-by: Antti Miettinen <amiettinen@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Juha Tukkinen <jtukkinen@nvidia.com>
2012-06-07ARM: tegra: dvfs: Separate Tegra3 single core dvfs tableAlex Frid
On Tegra3 added mechanism to alter dvfs table between single and multiple CPU cores. This mechanism is dormant since no single-core table is available yet. Change-Id: I63bd513bd5fd7347f64c88f46974cf7fac55c419 Signed-off-by: Alex Frid <afrid@nvidia.com> Reviewed-on: http://git-master/r/105508 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-07ARM: tegra: dvfs: Alter CPU dvfs on EDP eventsAlex Frid
Extended EDP processing of cpu up/down events with calls to alter CPU dvfs table. This is in addition to already supported changing of CPU dvfs on EDP thermal event. For now, added calls do not actually alter the table. Change-Id: I1cbf2c54eeca8dea1e7b6f4c65d8dbaf563a980e Signed-off-by: Alex Frid <afrid@nvidia.com> Reviewed-on: http://git-master/r/104883 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-07ARM: tegra: dvfs: Re-factor CPU alternative dvfsAlex Frid
Removed alternative frequencies table from dvfs structure, and replaced it with table pointer to facilitate future support for multiple alternative tables. Actually supported alternative dvfs table (Tegra3 CPU cold zone table) is not changed. Change-Id: Ia8c1d1f2dd450f0e48685e769ca925b8e6f5b57b Signed-off-by: Alex Frid <afrid@nvidia.com> Reviewed-on: http://git-master/r/104882 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
2012-06-07mm: Ensure pte and pmd stores ordering.Krishna Reddy
Bug 974153 Signed-off-by: Krishna Reddy <vdumpa@nvidia.com> Change-Id: I294a93eca0b395c8c2639a7d6a2d29c54447ae37 Reviewed-on: http://git-master/r/105215 Tested-by: Krishna Reddy <vdumpa@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Jon Mayo <jmayo@nvidia.com> Reviewed-by: Bo Yan <byan@nvidia.com> Reviewed-by: Vinod Rex <vrex@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
2012-06-07ARM: tegra: cpuquiet driver for Tegra3Peter De Schrijver
Change-Id: Id7427bab50c6e285efe76afa234435bc984fc011 Signed-off-by: Sai Charan Gurrappadi <sgurrappadi@nvidia.com> Reviewed-on: http://git-master/r/105274 Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com> Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>