Age | Commit message (Collapse) | Author |
|
Android R14 userspace seems to have issues with timestamp support:
[ 14.764337] host1x host1x: SurfaceFlinger: syncpoint id 8 (disp0_a) stuck waiting 3, timeout=2147483447
[ 14.773845] host1x host1x: id 8 (disp0_a) min 2 max 4
[ 14.779163] host1x host1x: id 9 (disp1_a) min 2 max 4
[ 14.784316] host1x host1x: id 18 (2d_0) min 21 max 25
[ 14.789586] host1x host1x: id 20 (disp0_b) min 2 max 4
[ 14.794889] host1x host1x: id 21 (disp1_b) min 2 max 4
[ 14.800241] host1x host1x: id 22 (3d) min 77 max 95
[ 14.805217] host1x host1x: id 24 (disp0_c) min 2 max 4
[ 14.810573] host1x host1x: id 25 (disp1_c) min 2 max 4
[ 14.815873] host1x host1x: id 26 (vblank0) min 800 max 0
[ 14.821264] host1x host1x: id 27 (vblank1) min 684 max 0
[ 14.826810] host1x host1x: waitbase id 3 val 77
Therefore conditionally revert it in that case for now.
See e4e2e776a3d4bf1adf37fc061cfdfb92281f3ace.
|
|
Use the existing boardfile for everything, just match using DT.
See df80522dd557e2759552b6c6b0f1f1c8ad1c5614.
|
|
Add configurability support for i2s parameters.
See 907bac80691c7df5b5b57cbf27f91e8bb1dcf434.
|
|
This is a WAR solution that allows for the turning on SD DPD feature.
The original issue is that enabling SD DPD immediately after device
comes out of LP0 causes ULPI disconnect. The root cause of that is not
known.
The WAR is to delay the enabling of SD DPD for 100ms after
device comes out of LP0.
While at it remove commented out tegra_reserve stuff.
See 5e07056dc8b922b8b43a01b60a949c1dda75d9a9.
|
|
Enable device tree support for Colibri T20 by adding board compatible
table.
See 293b009a282e1508a4947d84463fdfe820445a50.
|
|
Since there is no PMC available in tegra2 we will not be able to get
any remote wakeup events. Hence do not power of the phy during usb
suspend.
See c4a5c51e493a8d4154c15c95d2bd93b348090892.
|
|
SODIMM pin 135 is really GPIO K6 multiplexed with ACC1_DETECT. Unfortunately the later can't be tri-stated but since it is anyway always an input it should not interfere. Please note however that this SODIMM pin is rather low resistance.
|
|
Conflicts:
arch/arm/mach-tegra/tegra3_usb_phy.c
arch/arm/mach-tegra/usb_phy.c
drivers/usb/gadget/tegra_udc.c
drivers/usb/otg/Makefile
drivers/video/tegra/fb.c
sound/soc/tegra/tegra_pcm.c
|
|
Add emc table for 256 MB module version. Assume less than 256 MB of
kernel memory (e.g. physical memory minus carveout and framebuffers)
means we are running on a 256 MB module.
|
|
Hack to force WIRELESS_EXT required to build Redpine Signals LiteFi driver.
|
|
Implement the following GPIO keys:
- find (SODIMM pin 77)
- home (SODIMM pin 127)
- back (SODIMM pin 133, Iris X16-14)
- volume up (SODIMM pin 22)
- volume down (SODIMM pin 24)
- power (SODIMM pin 45, Iris X16-20)
- menu (SODIMM pin 135)
|
|
After fixing Ethernet detection faults in the T20 BSP V1.x based Linux kernel 2.6.36.2 and U-Boot 2011.06 unify the Ethernet initialisation.
While at it fix some minor white space issue plus add some clarifying ifdef comments.
|
|
Since there is no PMC available in tegra2
we will not be able to get any remote wakeup events. Hence do not
power of the phy during usb suspend.
Bug 1166740
Change-Id: I882066a283af2e574b111da3472eb3f8f8a9d6eb
Signed-off-by: Preetham Chandru R <pchandru@nvidia.com>
Reviewed-on: http://git-master/r/160593
Reviewed-by: Rakesh Bodla <rbodla@nvidia.com>
Reviewed-by: Venu Byravarasu <vbyravarasu@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
|
|
Activate parallel camera interface aka video input port (VIP) which
conflicts with the default Colibri pinmux configuration.
Actually enable none VGA TFTLCD resolution to activate previously
commited 720p Android resolution.
|
|
Using 720p as Android's default none VGA TFTLCD resolution allows for
the default tablet mode layout to be run which makes most sense for
evaluation purpose on regular monitors.
|
|
Due to a pin muxing conflict between the regular backlight PWM and the
camera we do have to make this code not CAMERA_INTERFACE define
dependant.
|
|
NVIDIA's Android for their Ventana developer tablet is looking for the
machine name in order to initialise certain things. For now just hack
it to be able to use their regular initrd.
|
|
NVIDIA's Android employs its own proprietary camera stack therefore
make sure no V4L2 sensor drivers are registered.
|
|
As the camera master clock is an output no input driver is required on
the external clk2 out pin we use for that purpose.
Note: We do not use the regular camera MCLK due to this pin being 1.8V
only.
|
|
At least our early Colibri T30 prototypes exhibit an issue that often
times kernel locks-up during boot-up due to missing pll_a lock bit.
|
|
|
|
Fix Android RAM console by reserving 1 MB of memory.
|
|
Add Samsung K9K8G08U0B NAND parameters usded for TSOP testing.
|
|
Backlight PWM now runs at 1 kHZ rather than 500kHz.
Make PWM B, C, D accessible from userspace. e.g as /sys/class/leds/pwm_b.
Make PWM A or C a led PWM depending on MECS_TELLURIUM.
|
|
Fix PWM clock's special registry layout for parent clock.
|
|
Enable kernel configuration for USB audio.
|
|
To avoid the following systemd failure and as recommended we activate
IPv6 kernel configuration straight from NVIDIA's tegra_defconfig.
[ 21.532106] systemd[1]: could not find module by name='ipv6'
[ 21.555061] systemd[1]: Failed to insert 'ipv6'
|
|
While the ADC platform data passing worked just fine in kernel 2.6.36.2
this currently fails. Therefore introduce an ugly hack to explicitly
get said data via a board level call back.
|
|
Clean-up ADC platform data.
While at it fix some white space in the clock initialisation table and
add some comment concerning missing AC97 clock mux availability.
|
|
The fuse driver registers parameters and thus
create a /sys/module/fuse directory which collides
with the fuse filesystem driver.
Rename fuse.c to tegra-fuse.c to fix this.
Bug 1058350
Change-Id: I5201bc43fcb44df8181085322bc40d1f6e99bf93
Signed-off-by: Marc Dietrich <marvin24@gmx.de>
Signed-off-by: Preetham Chandru R <pchandru@nvidia.com>
Reviewed-on: http://git-master/r/143206
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Stephen Warren <swarren@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
|
|
Add the following tested (e.g. framebuffer console and X) video modes:
- 800x480@60 (e.g. for EDT ET070080DH6)
- 800x600@60
- 1024x768@60
- 1024x768@75
- 1280x720@60 aka 720p
- 1366x768@60
The define TEGRA_FB_VGA in board-colibri_t30.h can be used to switch
between VGA and 800x480.
|
|
Enable touch interrupt GPIO and tune STMPE811 platform parameters for
better touch responsiveness.
|
|
disable the usb1 vbus gpio in kernel and not depend on bootloader
to disable the vbus initially.
Currently, the kernel enables and disables the vbus when
the otg is configured to host mode, but when the system boots
with no cable connected the kernel relies on the bootloader
to turn the vbus off.
This CL removes that dependency.
Bug 1047048
Signed-off-by: Preetham Chandru R <pchandru@nvidia.com>
Reviewed-on: http://git-master/r/#change,141970
(cherry picked from commit c3461995dd156968d766ec05879fd1097221ceb8)
Change-Id: I96c1f4b97a2cafdfd498b591647200d26298a43b
Reviewed-on: http://git-master/r/142839
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Kiran Adduri <kadduri@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
|
|
Bug 1029792
Change-Id: I8ee7190ccd50863f6f0f1aa216035afbae57ebcf
Signed-off-by: Mursalin Akon <makon@nvidia.com>
Reviewed-on: http://git-master/r/141631
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
GVS: Gerrit_Virtual_Submit
|
|
CFG80211 is needed for WFD. So, use CFG80211,
instead of, WEXT in bcmdhd driver.
Bug 1029792
Bug 1029733
Change-Id: I81d99a821429f3be8400355faa5bee14904c0944
Signed-off-by: Mursalin Akon <makon@nvidia.com>
Reviewed-on: http://git-master/r/141630
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
GVS: Gerrit_Virtual_Submit
|
|
Integrate ALSA SoC SGTL5000 codec on Toradex Colibri T30.
|
|
Hack to avoid extensive warnings being logged during boot-up due to CPU clock adjustments before regulator being ready.
|
|
Tested on early prototype Colibri T30 V1.0a eMMC module.
Known issues:
- spurious boot hang after following kernel message
[ 5.595219] Timed out waiting for lock bit on pll pll_a
- no audio (SGTL5000) support integrated yet
- NAND detection/support disabled for now due to boot hang
- USB OTG support disabled for now due to boot hang
- trying to spawn L4T R16 X driver seems to hang
Note: requires uImage with adjusted entry point/load address as follows
mkimage -A arm -C none -O linux -T kernel -a 0x82008000 -e 0x82008000 -n 'Linux-3.1.10-colibri_t30' -d zImage uImage
|
|
Clean-up some of the early clock initialisation hacks.
|
|
Add the following tested (e.g. framebuffer console and X) video modes:
- 800x480@60 (e.g. for EDT ET070080DH6)
- 800x600@60
- 1024x768@60
- 1024x768@75
- 1280x720@70 aka 720p
- 1366x768@60
The define TEGRA_FB_VGA in board-colibri_t20.h can be used to switch
between VGA and 800x480.
|
|
Reserve 16MB for HDMI maximum possible resolution (1920x1080) at
32 bpp and double buffering.
Change-Id: Id719a875b805723758485f970ab9e2f1a28ed19b
Signed-off-by: Shashank Sharma <shashanks@nvidia.com>
Reviewed-on: http://git-master/r/121562
(cherry picked from commit d376bc491a460353124adc0f2be8612add0d8e76)
Reviewed-on: http://git-master/r/140032
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
Tested-by: Matthew Pedro <mapedro@nvidia.com>
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
|
|
Clean-up the definition of the tegra_gpio enable/disable so that
it compares to the l4t r16 rel.
Change-Id: Ia8584ada1e2a728d2784d6d57c72ed4b0ee01cf1
Signed-off-by: Matt Pedro <mapedro@nvidia.com>
Reviewed-on: http://git-master/r/140648
Reviewed-by: Automatic_Commit_Validation_User
|
|
Fix PWM backlight by using PWM<A> rather than PWM<C> by default.
Invert brightness value due to unified TFT interface displays (e.g. EDT
ET070080DH6) inverted LEDCTRL pin behaviour (e.g. 0V brightest vs. 3.3V
darkest) and use PWM frequency of 1 kHz as recommended.
Add comment about PWM pin muxing.
While at it do some ifdef and indentation clean-up.
|
|
Add missing symbol exports to address gcc 4.7.2 from oe-core throwing following errors if usb gadget stuff compiled as modules (cf. 328d61af72a8f59f5dc53db8cddf8c8e572ad958).
|
|
Fix up the definition of the tegra_gpio enable/disable.
Change-Id: Id71242690efa3e5994a4b70089826f2b87997ece
Signed-off-by: Matt Pedro <mapedro@nvidia.com>
Reviewed-on: http://git-master/r/140036
Reviewed-by: Automatic_Commit_Validation_User
|
|
Fix the missing tegra_gpio enable/disable function defitintions.
Change-Id: I82ed085bd67486d5e9c383a8c26243e2c1edf670
Signed-off-by: Matt Pedro <mapedro@nvidia.com>
Reviewed-on: http://git-master/r/140026
Reviewed-by: Automatic_Commit_Validation_User
|
|
When device is idle and display is on, the minimal
cpu frequency can drop to 51mhz. Since it takes several
tens of millisecond to ramp up cpu freq, the delay
impact negatively the performance of low latency CPU bound
tasks.
Given the power savings of several milliwatts running cpu
at 51mhz comparing to 102mhz or 204 mhz at idle, the idle
cpu freq is hence raised to 102mhz for smart panel device
and 204mhz for dump panel devices.
Bug 1036216
Change-Id: Ifb0ed88d4c5fcf5b637d09c587322cec72b8a08d
Signed-off-by: Wen Yi <wyi@nvidia.com>
(cherry picked from commit c8465feffcd0cf2401bbd6c6f535955dd68bda55)
Reviewed-on: http://git-master/r/132479
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Ujjaval Patel <upatel@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Setting vbus_reg to NULL if regulator get
fails.
Bug 1047065
Change-Id: I574f58d46f226d70034a4f363103fd9763482292
Signed-off-by: Petlozu Pravareshwar <petlozup@nvidia.com>
Reviewed-on: http://git-master/r/131759
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
This reverts commit 616ade39df296b2c60d8ce74c719bc560f78f598.
Bug 1046372
Change-Id: I1e8554f773e6af459f50658b683eafb2b0160f64
Signed-off-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-on: http://git-master/r/131458
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
As WAR, limit 3d clock frequency and emc clock frequency
when camera is on and chip is AP37. 3d clock is set to
361MHz and 437MHz is requested for emc clock with this
change. This change allows 3d to request 1.1V in Core
instead of 1.3V in AP37.
Bug 1001262
Bug 1019309
Change-Id: I9f46f93d8da0fcf5afe05839177bf0d6e43a5840
Signed-off-by: Jihoon Bang <jbang@nvidia.com>
Reviewed-on: http://git-master/r/130945
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|