Age | Commit message (Collapse) | Author |
|
Remove check for required mV less than max mV
because required mV for pllX is different from
dfll
Bug 200059817
Change-Id: Idb34e60479922bdc2913166447d47c5553eafb71
Signed-off-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-on: http://git-master/r/656475
Reviewed-by: Eric Brower <ebrower@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
|
|
Added DVFS support for CD575M Always on behaviour.
With this personality configuration for the chip,the
lifetime of the chip increases to 5 Yrs
Operating Temp : -25 to 105 degC
CPU DVFS: Max Freq 1938Mhz. Max Voltage 1.12V
SOC DVFS: Max Voltage0 1.01V EMC dvfs max freq 792Mhz
GPU DVFS: Max Freq 804Mhz and Ma Voltage 1.09V
Bug 1563635
Change-Id: If7fec38b83ae4de8c5435006207fa3cf717384c0
Signed-off-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-on: http://git-master/r/594855
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
This reverts commit 1f73f964718a8752dc285f401749178abc6e3038.
Bug 200055390
Bug 200046201
Bug 200024046
Change-Id: Id97f2e7fde800b3c484aa1e117eea530884922a9
Signed-off-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-on: http://git-master/r/605957
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Bug 1552628
Bug 1576621
Change-Id: Icc881724f0e4e5c0346aa44ffeb80dc8d498919c
Signed-off-by: Ming Wong <miwong@nvidia.com>
Reviewed-on: http://git-master/r/598929
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Frank Chen <frankc@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
Change Tegra132 Jetson Model to jetson_t132
Bug 1569387
Change-Id: I67e97f821306b802aaaa475efc690c08926be556
Signed-off-by: Mike Thompson <mikthompson@nvidia.com>
Reviewed-on: http://git-master/r/562627
GVS: Gerrit_Virtual_Submit
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
|
|
Disable vpr dec error interrupts to avoid spurious
mc error messages, which are result of speculative
reads from cpu.
Bug 1550455
Change-Id: I1ea04aec92ba1976dfadbda2e4b1ee7223591296
Signed-off-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-on: http://git-master/r/538497
(cherry picked from commit 72d7f6754bae3312140a16626225c3fd14d2e0fb)
Reviewed-on: http://git-master/r/595094
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
|
|
sleep and retry on vpr update config on failure.
Bug 1517584
Change-Id: Ib3320037aba651de56d2f9f9efcb2cfb9bbdca0a
Signed-off-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-on: http://git-master/r/494000
(cherry picked from commit 98bf6523b1b2ddc54529aa392a6ec5f111f17c4b)
Reviewed-on: http://git-master/r/592896
GVS: Gerrit_Virtual_Submit
|
|
Bug 1552628
Change-Id: I959eb0e54966d0ad163920a187e37b0b76142433
Signed-off-by: Ming Wong <miwong@nvidia.com>
Signed-off-by: Mihir Thakkar <mthakkar@nvidia.com>
Reviewed-on: http://git-master/r/562206
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
add support for dual ar0330
Bug 1552628
Change-Id: I6ccd6ea0886f17710de3e241c408788cc608dce9
Signed-off-by: Ming Wong <miwong@nvidia.com>
Reviewed-on: http://git-master/r/558147
GVS: Gerrit_Virtual_Submit
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
Add ar0261 and ar0330 in the dts
Bug 1552628
Change-Id: I341c979f7980f3635b28cd24f2b2295375096430
Signed-off-by: Ming Wong <miwong@nvidia.com>
Reviewed-on: http://git-master/r/562569
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
Added NVD9A951 camera module support for Jetson TK1.
Bug 1359310
Change-Id: I5be95fdf16de00fe662f20f52ded9de16aa4aa4e
Signed-off-by: Tushar Khinvasara <tkhinvasara@nvidia.com>
Signed-off-by: Mihir Thakkar <mthakkar@nvidia.com>
Reviewed-on: http://git-master/r/555463
GVS: Gerrit_Virtual_Submit
Reviewed-by: Shreshtha Sahu <ssahu@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Adds tegra124-pm359-camera-a00.dtsi file and
support for camera module NVD9A951 which consists of
imx135 sensor and dw9718 focuser.
Bug 1359310
Change-Id: I6b377255471566a1e95b2ace8c3f18c5aa230c3f
Signed-off-by: Tushar Khinvasara <tkhinvasara@nvidia.com>
Signed-off-by: Mihir Thakkar <mthakkar@nvidia.com>
Reviewed-on: http://git-master/r/555462
GVS: Gerrit_Virtual_Submit
Reviewed-by: Shreshtha Sahu <ssahu@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Add 2.8V supply required by dw9718.
Bug 1359310
Change-Id: I5c2a73e69f321793db819618a9bab62d2935e353
Signed-off-by: Shreshtha Sahu <ssahu@nvidia.com>
Signed-off-by: Mihir Thakkar <mthakkar@nvidia.com>
Reviewed-on: http://git-master/r/555461
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Tested-by: Tushar Khinvasara <tkhinvasara@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Function handle_enable_l will notify virtual terminals about
new hotplug, triggering notifier call chain to blank/unblank
sequence.
Bug 200045281
Change-Id: Iaa6cbf9ca201dd7ac5f390b79af1dae5eac8b3b0
Signed-off-by: Pankaj Dabade <pdabade@nvidia.com>
Reviewed-on: http://git-master/r/558798
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Naveen Kumar S <nkumars@nvidia.com>
Tested-by: Naveen Kumar S <nkumars@nvidia.com>
Reviewed-by: Jeffery Yu <jefferyy@nvidia.com>
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
|
|
- Add cl-dvfs platform data
- Add function call to get cpu clock switch cooling
device trip points.
Bug 1563635
Change-Id: I07e0a9e8d170543906f91979fb35b98c02fe18cb
Signed-off-by: sreenivasulu velpula <svelpula@nvidia.com>
Reviewed-on: http://git-master/r/437195
(cherry picked from commit 55321cec6a72dd9b2e0ad6fb94ff2cc42937a14a)
Reviewed-on: http://git-master/r/559393
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
Tested-by: Bibek Basu <bbasu@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
- Add CPU CVB entries for automotive speedo
- Install clock switch cooling device for automotive speedo
Bug 1563635
Change-Id: Ib318f75ade00d6d174996dbc1eb8e02ae1a2a470
Signed-off-by: sreenivasulu velpula <svelpula@nvidia.com>
Reviewed-on: http://git-master/r/437194
(cherry picked from commit f0cadfa72c91a055b6ce79f89d0c99b7136a17f5)
Reviewed-on: http://git-master/r/559392
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
Tested-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
- If CONFIG_TEGRA_USE_DFLL_RANGE is set to '3'
then do not allow use_dfll sysfs to control
dfll range.
AND
during kernel init also, by default dfll
range becomes 0.
Bug 1563635
Change-Id: I886a6ca365a1ee0fd7619312eca1ccd17d73222b
Signed-off-by: sreenivasulu velpula <svelpula@nvidia.com>
Reviewed-on: http://git-master/r/439769
(cherry picked from commit ce3cd984f88d19f5d929c0acbe509486fddcb8bc)
Reviewed-on: http://git-master/r/559391
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
Tested-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
- Add cpu clock switch cooling device to switch
between PLL and DFLL dynamically based
on temperature.
Bug 1563635
Change-Id: I098d41eb64ec53a284db310131c4f604c808645c
Signed-off-by: sreenivasulu velpula <svelpula@nvidia.com>
Reviewed-on: http://git-master/r/439762
(cherry picked from commit 5cc4e0b770331dc2096d69b96ee8d27e585d8cde)
Reviewed-on: http://git-master/r/559390
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
Tested-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Add function tegra_clk_dfll_range_control to
change dfll range for any value of 0, 1 or 2.
Bug 1563635
Change-Id: I0b76fd48d102e2e702d88749d71c1bd65a610611
Signed-off-by: sreenivasulu velpula <svelpula@nvidia.com>
Reviewed-on: http://git-master/r/439761
(cherry picked from commit 465c6b2738b1b4f7b8a6c3672c47e8d1c5157021)
Reviewed-on: http://git-master/r/559389
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
Tested-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Change TEGRA_USE_DFLL_RANGE to add one more range value
"3" - DFLL usage is controlled by thermal cooling device
Bug 1563635
Change-Id: Ib8443e0f9574632e0e2370618175fd40132a4488
Signed-off-by: sreenivasulu velpula <svelpula@nvidia.com>
Reviewed-on: http://git-master/r/439760
(cherry picked from commit 930c190253d3253a632d8a3c0e12c08a2e490eef)
Reviewed-on: http://git-master/r/559388
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
Tested-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Updated dvfs table for Jetson-tk1 2GB
Bug 200028708
Change-Id: Ia6000916ca7388b6c5f17af6f399a4b11a0ed650
Signed-off-by: Jeetesh Burman <jburman@nvidia.com>
Signed-off-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-on: http://git-master/r/495978
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
bug 1567414
Change-Id: I9f41f991940016ce6b66777ec10703acef1c96b5
Signed-off-by: Philip Rakity <prakity@nvidia.com>
Reviewed-on: http://git-master/r/561969
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
|
|
The previously used 3GB-24MB task size caused relocation failures when
loading kernel modules. This happened because part of the module loading
area got beyond the 32MB relocation range from kernel .text segment.
This problem is ARM32-specific and does not affect ARM64.
Bug 1489463
Change-Id: I255eb605988b3095d49f05d4d4b199bf2c796bfd
Signed-off-by: Zheng Liu <zhliu@nvidia.com>
Reviewed-on: http://git-master/r/553996
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
Tested-by: Winnie Hsu <whsu@nvidia.com>
|
|
Revert previous changes to modularize the audio drivers. The module
probe/remove paths of these drivers are untested and buggy. Make these
drivers built-in until the bugs are worked out, and schedule allows
for thorough testing.
Bug 1536426
Change-Id: Ic1698e7205b1d97461051cd1e25a513dac9649fe
Signed-off-by: Zheng Liu <zhliu@nvidia.com>
Reviewed-on: http://git-master/r/554287
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
|
|
Bug 1550880
Change-Id: I6278cde7643dd3b298d72c54497cb5274a5de544
Signed-off-by: Shreshtha SAHU <ssahu@nvidia.com>
Reviewed-on: http://git-master/r/551903
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Bug 1380143
Change-Id: I9292465b0652c5287db6bbc97a08c76c1ad48484
Signed-off-by: Bryan Wu <pengw@nvidia.com>
Reviewed-on: http://git-master/r/337471
(cherry picked from commit e83a8827e9888f567a5859ecac6a1041edcf0db9)
Reviewed-on: http://git-master/r/498937
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
|
|
U-Boot doesn't setup clock as NVTBoot or fastboot, so clocks need to
be preinit before our normal clock init.
Bug 1482099
Change-Id: I5ad8dc7e61f1ad4864410a808c41298a91c7198f
Signed-off-by: Bryan Wu <pengw@nvidia.com>
Signed-off-by: Prabhu Kuttiyam <pkuttiyam@nvidia.com>
Reviewed-on: http://git-master/r/408427
(cherry picked from commit 6682ca58527e47fe6db40855d2deba48a6d321d3)
Reviewed-on: http://git-master/r/500873
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
|
|
Enable clock preinit code by default for U-Boot.
Bug 1482099
Change-Id: I72fa1e9b45f580813846c7506efec5a03347efcd
Signed-off-by: Bryan Wu <pengw@nvidia.com>
Signed-off-by: Prabhu Kuttiyam <pkuttiyam@nvidia.com>
Reviewed-on: http://git-master/r/408428
(cherry picked from commit 8f2ff20c410a8b7a25e4132e6a194117e4f74361)
Reviewed-on: http://git-master/r/500874
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
|
|
Continuous press & release of power key during resume
cause power key to generate continious interrupt
leading to hang of device. So add debounce time
Bug 200037478
Change-Id: Ia3081700af3291813450dda7205f842f511e63db
Signed-off-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-on: http://git-master/r/499296
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Do ram repair for slow cluster also during
boot
Bug 1528461
Change-Id: I71ed7891aaff48f0b87438ad029b22ced9be0f04
Signed-off-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-on: http://git-master/r/494787
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
Tested-by: Matthew Pedro <mapedro@nvidia.com>
|
|
Due to a HW bug 1320346 in t12x/t13x, PCIE needs to be unpowergated when XUSB
is to be accessed. Currently PCIE powergating ops need to be invoked from XUSB
driver since powergating module doesn't internally handle this dependency.
This patch implements this dependency within the powergating module so that
xhci-tegra driver can stay chip-agnostic.
Bug 1451279
Bug 1524744
Bug 200027067
Change-Id: I57da2645c9bde1c98b73a906f2ff5e407a3a8380
Reviewed-on: http://git-master/r/424035
(cherry picked from commit ff373b04f297ee653c58a86c6642325037f5d10e)
Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
Reviewed-on: http://git-master/r/498661
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
|
|
Due to HW Bug 1320346, both XUSB and PCIE modules need to control powergating
on PCIE block. Implement reference counter mechanism so that powergating is
done only when neither of these two drivers are active.
Bug 1451279
Bug 1455032
Bug 200027067
Change-Id: I6866ba0fb47433e211360b722abbb1b2c1a05c35
Reviewed-on: http://git-master/r/418060
(cherry picked from commit 70be55b824632252be36f6ee0d495d4c0f4e507c)
Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
Reviewed-on: http://git-master/r/498659
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
Tested-by: Matthew Pedro <mapedro@nvidia.com>
|
|
PMC should be suspended as soon as interrupt-
controller bus is suspended so that no wake signal
is entertained in between leading to abnormal
system behaviour
Bug 200036432
Change-Id: I4de7462a8c0588f8cecde270a97c39040748a4b6
Signed-off-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-on: http://git-master/r/498280
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
Tested-by: Matthew Pedro <mapedro@nvidia.com>
|
|
Move the pimx DT node before gpio node to make sure that
pinmux get registered before the gpio.
Bug 200033491
Change-Id: I55d5a5c1a1570c16d8332ba224e0ed9a1f7c257c
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/412630
(cherry picked from commit 463019f3158b58906f5b4c81463e5b0b1067576f)
Reviewed-on: http://git-master/r/498813
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
Tested-by: Matthew Pedro <mapedro@nvidia.com>
|
|
The interactive governor provides better performance than
ondemand governor. Enable it to improve the performance.
Bug 1359622
Change-Id: Ibc51285531ce2ef0d20fc668e240ef59db1322b1
Signed-off-by: Rajkumar Kasirajan <rkasirajan@nvidia.com>
(cherry picked from commit 42ad40e52df0423d1622b1aa9835033c1c8ef890)
Reviewed-on: http://git-master/r/#/c/488018/
Reviewed-on: http://git-master/r/488030
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
Tested-by: Winnie Hsu <whsu@nvidia.com>
|
|
Enable Tegra Profiler for L4T.
Bug 1540280
Change-Id: I13f22d512c1e42d4ad91c03ed7825a8bdbbf2e93
Signed-off-by: Igor Nabirushkin <inabirushkin@nvidia.com>
Reviewed-on: http://git-master/r/450456
(cherry picked from commit 395d3b5d3fad1ac49b06d3b78004cbfce660c504)
Reviewed-on: http://git-master/r/481969
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Andrey Trachenko <atrachenko@nvidia.com>
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
|
|
Enable Tegra Profiler for vcm30t124 board.
Bug 1540280
Change-Id: I75263020677b0dd7f210bbdc72a775a05370ef81
Signed-off-by: Igor Nabirushkin <inabirushkin@nvidia.com>
Reviewed-on: http://git-master/r/437635
(cherry picked from commit f0cd768a1d49bcadc0ced238b0ce24272219cd2f)
Reviewed-on: http://git-master/r/481972
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Andrey Trachenko <atrachenko@nvidia.com>
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
|
|
Enable Tegra Profiler for L4T.
Bug 1540280
Change-Id: I700401a44e91370f3e811999b0017ac6ef2ff28a
Signed-off-by: Igor Nabirushkin <inabirushkin@nvidia.com>
Reviewed-on: http://git-master/r/453861
(cherry picked from commit 25cfc076fc7b4133d4d3027c9530723325b8fa3d)
Reviewed-on: http://git-master/r/481968
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
Tested-by: Winnie Hsu <whsu@nvidia.com>
|
|
Before initializing i2s clock we need to intialize
its parent clocks pll_a_out0
Bug 200027051
Change-Id: I9fa42e82bbf3c7742a57ffc698c31e6ca1d94bd5
Signed-off-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-on: http://git-master/r/496028
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bryan Wu <pengw@nvidia.com>
Tested-by: Bryan Wu <pengw@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Adding kernel support for Realtek USB and minipci wifi modules.
Bug 1512036
Change-Id: I44f52b5d2c0e55e56d0a53273f7c045d38ff485f
Signed-off-by: Mike Thompson <mikthompson@nvidia.com>
Reviewed-on: http://git-master/r/496144
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Zheng Liu <zhliu@nvidia.com>
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
|
|
Modularize some components to shrink the kernel. The target is
a .text section <=8MB in order to ensure successful relocations
from the 22MB module loading segment.
This gets us to about 10MB which may suffice for now.
Bug 1536426
Change-Id: Ib3f91eef4dfc4d1e3c9620020a326f3f53f0491e
Signed-off-by: Zheng Liu <zhliu@nvidia.com>
Reviewed-on: http://git-master/r/494898
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Allen Martin <amartin@nvidia.com>
|
|
No actual configuration changes. Config items have shifted around,
causing confusion when making actuall configuration changes.
This defconfig is generated with the following process under the
kernel directory:
make tegra12_defconfig
make oldconfig
make savedefconfig
cp defconfig arch/arm/configs/tegra12_defconfig
Change-Id: Ic0c197cf6bad4cb4ddd7742215fab8a1e8d30a50
Signed-off-by: Zheng Liu <zhliu@nvidia.com>
Reviewed-on: http://git-master/r/494897
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Allen Martin <amartin@nvidia.com>
|
|
Export tegra_get_board_info to allow sound driver to be
built as a module.
Bug 1536426
Change-Id: Id125cce6fbef1a70c438bec2eabadf5fdc698272
Signed-off-by: Zheng Liu <zhliu@nvidia.com>
Reviewed-on: http://git-master/r/494119
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Allen Martin <amartin@nvidia.com>
|
|
i2s clock tries to lock pll_a during clock init without
initializing pll_a in kernel. Patch fixes that by initializing pll_a
Bug 200027051
Change-Id: Ia4ba705ea1bb57e4d462854c24551ee3d3af4718
Signed-off-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-on: http://git-master/r/455472
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
Tested-by: Winnie Hsu <whsu@nvidia.com>
|
|
If memtype from boardid eeprom is 1, then only load
emc dvfs for 4GB
Bug 1541809
Change-Id: I82b7b40b738308504cf9c88be0fc02d067d22d21
Signed-off-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-on: http://git-master/r/455952
Reviewed-by: Automatic_Commit_Validation_User
Tested-by: Mike Thompson <mikthompson@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Suppressing reprogramming HW registers saves very little but can
potentially result in suppressing all HW interrupts from soctherm.
Bug 1536511
Change-Id: I57a78f7955089c60dde89e81ed8d88d9f408f364
Signed-off-by: Diwakar Tundlam <dtundlam@nvidia.com>
Reviewed-on: http://git-master/r/453269
(cherry picked from commit d4428beada43ba8849eb98ec1e42e13e60fe5c4b)
Reviewed-on: http://git-master/r/456766
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
|
|
Bug 200010474
Change-Id: I7c7090c96c9ab5ac5cd3bfd280a3723cfe123ed1
Signed-off-by: Preetham Chandru R <pchandru@nvidia.com>
Reviewed-on: http://git-master/r/441115
GVS: Gerrit_Virtual_Submit
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Enable bluetooth core driver, protocols and HCI BT USB
driver support for t124 and t132.
Bug 200014428
Change-Id: Icd06f0326a75481a93d9805cbec1cfcd28c1131d
Signed-off-by: Zheng Liu <zhliu@nvidia.com>
Reviewed-on: http://git-master/r/440501
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-by: Winnie Hsu <whsu@nvidia.com>
|
|
Don't protect dvfs data with mutex in late suspend/early resume.
DVFS operations are suspended at that time, but during syscore resume
it may be necessary to update DVFS data to changes happened while the
system was in suspend (in praticular memory configuration was changed
by boot-rom on suspend wake).
Change-Id: I8df278dc2e58e5ea1508d187afe0b8f4d8ccbe22
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/438903
(cherry picked from commit 9008a4ad3ee979445b42bc52b8d1619da82badbb)
Reviewed-on: http://git-master/r/440505
GVS: Gerrit_Virtual_Submit
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
Tested-by: Gaurav Sarode <gsarode@nvidia.com>
|
|
After enabling CONFIG_DEBUG_ATOMIC_SLEEP,during LP0 we see warning
regarding sleep in atomic region for clk_enable and clk_disable.
To fix this, we need to use clk_enable_locked and clk_disable_locked
instead.These functions do not acquire locks.
Bug 1534913
Change-Id: I7ca661a8030308107c3467d9d524c79b6ec374e8
Signed-off-by: Gaurav Sarode <gsarode@nvidia.com>
Reviewed-on: http://git-master/r/438904
(cherry picked from commit 908ff199970a093a022f4434afc1689ba979bfed)
Reviewed-on: http://git-master/r/440467
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Matthew Pedro <mapedro@nvidia.com>
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|