Age | Commit message (Collapse) | Author |
|
For support Unicode file name with NTFS filesystem format, add NLS UTF8
defconfig.
Bug 1425034
Change-Id: I5e50778cbd39b858a28ad3a95b5ab025d13e2076
Signed-off-by: Hyong Bin Kim <hyongbink@nvidia.com>
(cherry picked from commit c102a66583fb30b4c7f1c1bba950dafa26cca49c)
Reviewed-on: http://git-master/r/348669
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: David Pu <dpu@nvidia.com>
Reviewed-by: Harry Hong <hhong@nvidia.com>
|
|
It is just for auto building on build brain.
This reverts commit f0acf910f271f63d305ec3b215fc742d6806b97d.
Change-Id: I5e9e7749e49362554b9042abfb8b2a1f31626fd5
Signed-off-by: Kenneth Kwak <kkwak@nvidia.com>
Reviewed-on: http://git-master/r/346224
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Peter Kim <pekim@nvidia.com>
|
|
Change-Id: I1b073420a204db788b38d1b36bb1ebb23afe4818
Signed-off-by: Jake Park <jakep@nvidia.com>
Reviewed-on: http://git-master/r/345624
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
this is to trigger automatic build
Change-Id: Iffbd040c9e7dac6d1debec478adeb4ae113a0158
Signed-off-by: Harry Hong <hhong@nvidia.com>
Reviewed-on: http://git-master/r/344833
(cherry picked from commit 12e6f85e2366ef3a9256acbe1ba3da349b932fab)
Reviewed-on: http://git-master/r/345154
Reviewed-by: Automatic_Commit_Validation_User
|
|
Enable Tegra profiler for Tegra platforms
Bug 1312406
Change-Id: I8e617a3f87b62d41800a059e6031533f12c342f4
Signed-off-by: Igor Nabirushkin <inabirushkin@nvidia.com>
Reviewed-on: http://git-master/r/249722
Signed-off-by: David Yu <davyu@nvidia.com>
Reviewed-on: http://git-master/r/337101
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Disable GPADC auto shutdown due to GPADC lock issue in auto mode.
Bug 1366274
Bug 1417932
Change-Id: I83282148050eb32835957da8b32fdbd2f2909b94
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/338483
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Set CPU freq min at suspend freq during pre/post suspend to ensure CPU
freq at suspend freq.
Bug 1354391
Bug 1412917
Change-Id: I2d879437fdcfa620d611cc4c2197cb0c25a43673
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/338026
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Changed MCCPU boost_up_threshold from 27 to 20 for better EMC freq
boosting latency.
Bug 1364608
Change-Id: I949a98318da9b35cfea4ddfd69df4f4d19b0b4b9
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/337094
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Enable Tboard temp shutdown per board revision.
Bug 1366274
Change-Id: I0d6120d3a7a7447a06caf439027dd6751abcc5bc
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/338076
Reviewed-by: Yong Goo Yi <yyi@nvidia.com>
Tested-by: Yong Goo Yi <yyi@nvidia.com>
Reviewed-by: Harry Hong <hhong@nvidia.com>
|
|
Change-Id: I6a4be32ff99001bcd2d8e186c579daa1a078d814
Signed-off-by: David Yu <davyu@nvidia.com>
Reviewed-on: http://git-master/r/337106
Reviewed-by: Harry Hong <hhong@nvidia.com>
|
|
Bug 1229761
Change-Id: Ie8c732bea4d9c1525e2d4661c086e91afb9a21cf
Signed-off-by: venkatajagadish <vjagadish@nvidia.com>
Reviewed-on: http://git-master/r/237471
Signed-off-by: David Yu <davyu@nvidia.com>
Reviewed-on: http://git-master/r/337100
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Enable Tboard temp shutdown.
System will be shutdown if Tboard temp is above 95C.
Bug 1366274
Change-Id: Id9a34741cb3d0051f124c013f7609fd23f145a99
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/336850
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
- Enable SELinux for JB MR2
- Set config option AUDIT, SECURITY, SECURITY_NETWORK,
SECURITY_SELINUX, EXT4_FS_SECURITY
- All other defconfig changes are side effect of using
menuconfig
bug 1365452
Change-Id: I24e2243dde130bc082043a1a29998f6bb136f85b
Signed-off-by: Hyongbin Kim <hyongbink@nvidia.com>
Reviewed-on: http://git-master/r/336491
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
This reverts commit 01cacac6b801de62903dc447ac5eb514a648bd86.
Change-Id: I1f941504db03c745b03aec4d6411838d7a0f3b83
Signed-off-by: Harry Hong <hhong@nvidia.com>
Reviewed-on: http://git-master/r/336549
|
|
Use process cmdline to identify a listened socket port in tegra_
wakeup_monitor.Add IPV6 support on network filter.
Store_add_ports function in tegra wakeup monitor can add new pro-
gram to improve accuracy of nSaver apk wow statistics.
Bug 1185001
Bug 1230562
Change-Id: I73e69748adae901e0f7b4494a64a28406b35db28
(cherry picked from commit 61129a28e27bd4c5f794aa9af6903fd8ba68c746)
Change-Id: I522b77466128c94610859f061dce08444eab2d9a
(cherry picked from commit 8626206844aa3cf7f90e83c6c11e87520dccb84e)
Signed-off-by: Chun Xu <chunx@nvidia.com>
Reviewed-on: http://git-master/r/336173
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Harry Hong <hhong@nvidia.com>
|
|
Update PRISM smooth_k_incr to 4.
Bug 1401127
Change-Id: If29eb40211cb6f8f244bc1cd5f10e657cc6bc7ef
Signed-off-by: Min-wuk Lee <mlee@nvidia.com>
Reviewed-on: http://git-master/r/332417
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
Reviewed-by: Automatic_Commit_Validation_User
|
|
RAM repair sequence must be done even if no RAM is actually repaired.
bug 1366617
Change-Id: Ibaabf1355310aeea01b5a9e247ce99625dc31a3e
Signed-off-by: Bo Yan <byan@nvidia.com>
Reviewed-on: http://git-master/r/323997
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Updated Tskin coefficients for after P1640 A02.
Bug 1287901
Bug 1401769
Change-Id: Idd6bd9dd443c59bf217b74b38402ff4478075f86
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/331673
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
ADC input impedance 750Kohm was applied to NTC thermistor table.
Bug 1287901
Bug 1401769
Change-Id: If8734d83e4dccd30905fbef3bb5c421dbd31b58c
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/329974
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Updated Hynix 1GB H5TC2G63FFR-PBA dvfs table to v2.0.
Bug 1295511
Change-Id: Ic7cba88b3f7f3ad189ba3e110a9d85a496da249e
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/331800
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Set proper VDDIO_DDR voltage per SDRAM type.
Micron 1GB MT41K128M16-125 requires VDDIO_DDR 1.38V for stability
and Hynix 1GB H5TC2G63FFR-PBA requries VDDIO_DDR 1.35V on P1640.
Bug 1295511
Change-Id: I68e2a5e3e7d5457a5f16b6dd2f9d2ad682c8da25
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/331799
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
RAM repair requires PllP, so it shouldn't be disabled. To save
power, instead of keeping it running at 408Mhz, enable bypass
mode, so RAM repair logic can be clocked by oscillator. This
is done when LP1 entry is from fast cluster only.
In addition, change PLLP_OUT0_RATIO to 0 so the reshift clock
is not being further divided down, change it back to default
value after PllP is enabled and bypass is disabled.
bug 1373419
Change-Id: I2bbcd15eaa0b222faadcae00448bd677c8387c69
Signed-off-by: Bo Yan <byan@nvidia.com>
Reviewed-on: http://git-master/r/310133
(cherry picked from commit 5eeb5fac5efde9f99c2bf2524570f4231359af5a)
Reviewed-on: http://git-master/r/328858
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
bug 1398378
Change-Id: I7f5de50a26366c00a8a2322e7ee4136a0e872016
Signed-off-by: Jay Cheng <jacheng@nvidia.com>
Reviewed-on: http://git-master/r/327276
(cherry picked from commit 9a119e5c05711e311f732f85abf231aa08de1d14)
Reviewed-on: http://git-master/r/328706
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Bug 1258122
Change-Id: Ib1bd37e7a63df6ea341a9ed735af96efb53d39fd
Signed-off-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-on: http://git-master/r/213186
(cherry picked from commit a2b40d0cb29276fe7ffa061a8bc1535dfdabdf06)
Signed-off-by: Ken Chang <kenc@nvidia.com>
Reviewed-on: http://git-master/r/281238
(cherry picked from commit 173fb430813a234558475c801854672d58bd3ce6)
Reviewed-on: http://git-master/r/328028
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Update Tskin throttling table
Change-Id: Iac9d02d7f53b6e3087cfb832dfdddf9430c02d1f
Signed-off-by: Hyungwoo Yang <hyungwooy@nvidia.com>
Reviewed-on: http://git-master/r/325901
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Bug 1398204
Change-Id: I3f75a8290515c4fa5b1034f530d3dc84f454ba57
Signed-off-by: Harry Hong <hhong@nvidia.com>
Reviewed-on: http://git-master/r/326964
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Alvin Park <apark@nvidia.com>
Reviewed-by: Peter Kim <pekim@nvidia.com>
Tested-by: Peter Kim <pekim@nvidia.com>
|
|
Per CTS 4.3 requirement, IKCONFIG_PROC leaks kernel configuration via
/proc/config.gz, disable this option for security concern.
Bug 1343930
Bug 1398204
Change-Id: I4d20fb6075fb67c6d7897f11317c1ba8a8bd1b13
Signed-off-by: Harry Hong <hhong@nvidia.com>
Reviewed-on: http://git-master/r/326358
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Yuki Kinebuchi <ykinebuchi@nvidia.com>
|
|
Find the wakeup offender when the device is waken up by wireless or rtc
alarm. And record how many times the offenders cause the device to wake
up separately.
Bug 1190908
Change-Id: Ic8608448ce84d5c109e3957e0d98c3fcf088989c
Signed-off-by: Louis Li <louli@nvidia.com>
Reviewed-on: http://git-master/r/189852
(cherry picked from commit c7f18168a1a0c7cdb5ed87883c9cc337e6b15b7a)
Reviewed-on: http://git-master/r/253330
(cherry picked from commit 0feff897e7caf2a5833cffa163b7164e7da1c061)
Reviewed-on: http://git-master/r/309382
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Add the paltform data of tegra wakeup monitor to enable it.
Bug 1394338
Bug 1185135
Change-Id: I2d4aba9095958f1ba56b13ef7b46963a0bfa746e
Signed-off-by: Jiukai Ma <jiukaim@nvidia.com>
Reviewed-on: http://git-master/r/243329
(cherry picked from commit 4b0abf7d70ef13c829e2d16d0777d5ceae9188c4)
Reviewed-on: http://git-master/r/304737
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
It will remove TEGRA_DC_FLAG_ENABLED flag in dc1
platform data, so display controller 1 enabling
in DC probe will be skipped.
Bug 1270114
Bug 1367030
Change-Id: I09489d18cfdb881b1b3a522339aab6afdd93489a
Signed-off-by: Youngjin Kim <nkim@nvidia.com>
Signed-off-by: Min-wuk Lee <mlee@nvidia.com>
Reviewed-on: http://git-master/r/300386
(cherry picked from commit 3335336bc5ea9e17066cb99e7c7c3a83b73504c3)
Reviewed-on: http://git-master/r/302767
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
display controller 1 probe is not required in charging
mode. Do not populate dc1, so its probe will be fail.
Bug 1367030
Change-Id: Ic31cd6d2291619f709e367b4d1be119737e15acb
Signed-off-by: Min-wuk Lee <mlee@nvidia.com>
Reviewed-on: http://git-master/r/299428
(cherry picked from commit 0861ce714c393ca714fb670171ac26f4e9beff01)
Reviewed-on: http://git-master/r/302765
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Update tmds setting according to hw input.
bug 1299040
Change-Id: I7d9934e9e7e0d1add5e574b957cfdda45aeea9f4
Signed-off-by: Harry Hong <hhong@nvidia.com>
Reviewed-on: http://git-master/r/259399
Reviewed-by: Gabby Lee <galee@nvidia.com>
(cherry picked from commit 1584c3437d628eb77fe042bd465218aa754bd22b)
Reviewed-on: http://git-master/r/302788
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
|
|
bug 1315829
Change-Id: Ib24ad9e160341774ebe4ef08708b9d50ff535067
Signed-off-by: Harry Hong <hhong@nvidia.com>
Reviewed-on: http://git-master/r/248155
(cherry picked from commit 670387898f53f5860314f9654edb6be3aacb1a34)
Reviewed-on: http://git-master/r/302782
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
|
|
Enable CONFIG_TEGRA_INTERNAL_USB_CABLE_WAKE_SUPPORT.
without this config, invalid wakeup level is set on usb-otg.
it end up with un-expected wakeup from LP0.
Bug 1393627
Change-Id: I3b560386eb8163b22ae0e60913097f821d6499eb
Signed-off-by: Harry Hong <hhong@nvidia.com>
Reviewed-on: http://git-master/r/302588
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
|
|
Key code of SW_LID is 0 same with KEY_RESERVED used as default value
when checking wakeup key so even though waking up by RTC or wl18xx,
gpio key driver works for SW_LID. It increases LP0 standby power.
Use KEY_UNKNOWN as default wakeup_key.
Bug 1361016
Change-Id: Id44f78214060eb702e3a44997c1722095c734195
Signed-off-by: Yong Goo Yi <yyi@nvidia.com>
(cherry picked from commit 92d89e9a95c077896ef60df08703475f284f26a1)
Reviewed-on: http://git-master/r/302280
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
avdd_lcd(palmas smps6) need to be set to < 3.185V = 3.24V(Vsys min) - 0.055V
to prevent the dropout of smps6 output.
Bug 1343471
Change-Id: I8308abded2af4c5600302eaea959202f7086015b
Signed-off-by: Yong Goo Yi <yyi@nvidia.com>
(cherry picked from commit 7aa9884aeb6230ee5e892d261ccb24fd67607793)
Reviewed-on: http://git-master/r/302279
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Turn off vddio_sdmmc(Palmas LDO9) for sd card when
system reset and system shutdown.
If it is turned on during system reset, Palmas smps9(supply of LDO9)
is turned on during LP0 after reset then abnormally consume additional 22mA.
Bug 1341915
Change-Id: Idd0ca32482c9f8fcb67970d4d914810c35560fda
Signed-off-by: Yong Goo Yi <yyi@nvidia.com>
(cherry picked from commit 5b678f0beb2475887a803aaa3a88a74990bbbcad)
Reviewed-on: http://git-master/r/302277
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Disable PMIC powergood OC throttle(OC2 for P1640, OC4 for E1569).
PMIC powergood OC makes side effect of throttle SCPU when it's clock delivered from PLLX.
There can be noise during audio playback because of this side effect.
Bug 1322143
Bug 1302149
Change-Id: Ic942ae62940f1a1b0efd3ea68611fecc4e28ab40
Signed-off-by: Yong Goo Yi <yyi@nvidia.com>
(cherry picked from commit 1bd9f54ce22f1c3ec06d936a609d14177f2e8eeb)
Reviewed-on: http://git-master/r/302276
GVS: Gerrit_Virtual_Submit
Reviewed-by: Harry Hong <hhong@nvidia.com>
|
|
Set battery id check flag of max17048 and add ADC pdata of Batt_ID channel.
Bug 1368059
Change-Id: I918a6e063fc01132931aaf84c9cb09deaaa16b6b
Signed-off-by: Hyongbin Kim <hyongbink@nvidia.com>
Reviewed-on: http://git-master/r/299289
(cherry picked from commit 1d911020e42ab1a59233a71e167d6ca4082a91b2)
Reviewed-on: http://git-master/r/301646
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Change VD_DDR_R(smps7) to 1.38V for DDR3 stability
Bug 1280381
Signed-off-by: Yong Goo Yi <yyi@nvidia.com>
Reviewed-on: http://git-master/r/279329
(cherry picked from commit 38b76140222697d71bb609cf944b7460a0ee8fb2)
Change-Id: I4735621fb53b490de2a58bc5218beb2d90ac38f6
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/301059
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Updated Micron 1GB MT41K128M16-125 dvfs table to v9.0.
Bug 1280381
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/281603
(cherry picked from commit 8a085cfdf5e596fb561f54eb54c334fa21245978)
Change-Id: Ibfc9fddc28c75785ff3df18193cb8d7c1751d473
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/301045
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Updated Micron 1GB MT41K128M16-125 dvfs table to v8.0.
Bug 1280381
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/280320
(cherry picked from commit 1c6d802064a31660b0c9457edac4af4eef494056)
Change-Id: Ibcaceb15de6a4b1d9c95c3e7fa81e65afc1830ca
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/301044
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Added tegratab dvfs table in device tree.
This DT dvfs table is including a ram-code property to support multiple
devices of emc.
- ram-code = 0: Micron 1GB
- ram-code = 1: Hynix 1GB
Bug 1352073
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/271985
(cherry picked from commit 523fe1547e63863e9e6aad55d570600af7599629)
Change-Id: I0353d9451043352c033cdcdee5b178d4c736f901
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/301043
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Use ram code depending on each TegraTab H/W revisions.
Bug 1352073
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/272929
(cherry picked from commit 6d4b08550e09ff55cc74e7620c44b2874af2dac1)
Change-Id: I92d6267c6f352f3bb788a47db661b4b3499e4327
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/301042
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Corrected a wrong device node pointer passing.
Bug 1352073
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/271984
(cherry picked from commit b4c1cbb7af55a8a67e32bc788138c731b5e1d239)
Change-Id: Ib4354e0b74d1babf671d141cea238e9a55299343
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/301041
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Tegra CPU driver fixes CPU freq with a selected suspend freq between
pre-suspend and post-suspend. In this pre/post suspend period, the Tegra
CPU driver ignores CPU freq scaling requests from the CPU freq governor.
But the CPU freq governor keep working until the system suspended.
So the CPU freq governor updates its status even if the system is in
the pre/post suspend period.
This makes unexpected CPU freq setting issue on post-suspend.
To ensure CPU freq with the selected suspend freq in the pre/post
suspend period, set a policy max freq on CPU freq governor to the
selected suspend freq via PM QoS at pre-suspend and release the setting
via PM QoS at post-suspend.
Bug 1354391
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/268955
(cherry picked from commit 9c8338e70cddd6c4518f75944d20611c90e33ad5)
Change-Id: I8efa6dd438a37adc7cadfb1d36eb7340a4e85c79
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/301040
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Support EMC frequency min/max constraints by PM QoS
Bug 1346293
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/263784
(cherry picked from commit 652a0736dbb6b24cc841d70c4ee3e5f3cfcec57b)
Change-Id: I6987235c72921fdf8229a2411eb212dd7ffa66f0
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/301037
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Set proper skin coeff to each P1640 board revision.
Bug 1362155
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/271337
(cherry picked from commit 1427a4576f1163156f1229e2a97c7470ab29ef9e)
Change-Id: Ie3574f71961dec9441a7e8a6f0880385ae54a2b7
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/301035
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
Added Tskin coefficients for P1640 A02.
Bug 1341945
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/257983
(cherry picked from commit a65f96ef3f5788c44db1dca63f1d825bb10622fa)
Change-Id: I6c48db541d19a63b07a8d3c1fedb995df4263ee7
Signed-off-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/301034
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|
|
At low SOC, set current threshold with INA230 is not enough.
Need to use sysedp capping in low soc.
set 10000mW under 4%, 10500mW under 8%
Bug 1316595
Change-Id: I1c1d1f81077740a449a2b1e6279b2d73ae7bdc0f
Signed-off-by: Hyongbin Kim <hyongbink@nvidia.com>
Reviewed-on: http://git-master/r/301071
Reviewed-by: Harry Hong <hhong@nvidia.com>
Tested-by: Harry Hong <hhong@nvidia.com>
|