summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)Author
2018-12-27Revert "MLK-18724-3 clk: imx7d: remove IMX7D_NAND_USDHC_BUS_ROOT_CLK out from...Marcel Ziswiler
2018-12-24Revert "MLK-14498-2 ARM: imx7d: clk: select uart clock parent and rate"Stefan Agner
2018-12-24Revert "MLK-15120 ARM: imx7d: clk: select uart3 clock parent and set rate"Stefan Agner
2018-12-24ARM: imx7d: clk: make sure OCOTP clock is always onStefan Agner
2018-12-24ARM: imx: clk: enable OCOTP clock by defaultStefan Agner
2018-12-24ARM: imx: clk: do not force clock frequency of M4Stefan Agner
2018-12-24ARM: imx7d: clk: add root clock for keypad portStefan Agner
2018-12-24clk-imx6q.c: set eth phy clock dependent on RMII/RGMIIMax Krummenacher
2018-12-24ARM: imx7d: clk: add 240MHz sys main clock to init_onStefan Agner
2018-12-24ARM: imx: fix clock for i.MX 7 when Cortex-M4 is runningStefan Agner
2018-12-12Merge tag 'v4.9.144' into 4.9-2.3.x-imxMarcel Ziswiler
2018-11-27clk: fixed-factor: fix of_node_get-put imbalanceRicardo Ribalda Delgado
2018-11-27clk: samsung: exynos5420: Enable PERIS clocks for suspendMarek Szyprowski
2018-11-27clk: fixed-rate: fix of_node_get-put imbalanceAlan Tull
2018-11-21reset: hisilicon: fix potential NULL pointer dereferenceGustavo A. R. Silva
2018-11-21clk: rockchip: Fix static checker warning in rockchip_ddrclk_get_parent callEnric Balletbo i Serra
2018-11-21clk: at91: Fix division by zero in PLL recalc_rate()Ronald Wahl
2018-11-21clk: s2mps11: Fix matching when built as module and DT node contains compatibleKrzysztof Kozlowski
2018-11-10clk: samsung: Fix m2m scaler clock on Exynos542xAndrzej Pietrasiewicz
2018-10-02Merge tag 'v4.9.130' into 4.9-2.3.x-imxGary Bisson
2018-09-26clk: clk-fixed-factor: Clear OF_POPULATED flag in case of failureRajan Vaja
2018-09-26clk: imx6ul: fix missing of_node_put()Nicholas Mc Guire
2018-09-18Merge tag 'v4.9.127' into imx_4.9.x_2.3.0_gaGary Bisson
2018-09-15clk: rockchip: Add pclk_rkpwm_pmu to PMU critical clocks in rk3399Levin Du
2018-09-05clk: rockchip: fix clk_i2sout parent selection bits on rk3399Alberto Panizzo
2018-08-24MLK-19195 clk: imx8qm: fix audio lpcg usagePeng Fan
2018-08-24MLK-19179: clk: imx8mm: change audio ahb and ipg clock to 400MShengjiu Wang
2018-08-24MLK-19191 clk: imx8qm/qxp: correct lpspi1 scu resource IDAndy Duan
2018-08-24MLK-19169 clk: imx8mm/mq: keep earlycon uart port clocks on during bootconsol...Andy Duan
2018-08-24MLK-19130-2 clk: imx8mm: parse clk init on from device treePeng Fan
2018-08-24MLK-19125: clk: imx8mm: change audio ahb clock to 500MShengjiu Wang
2018-08-24MLK-19120-2 clk: imx8qm: Add AVPLL support for DisplayPort on iMX8QMOliver Brown
2018-08-24MLK-17481-1: clk: imx8qm: Add DSP clocksDaniel Baluta
2018-08-24MLK-19041: clk: imx8mq: remove IMX8MQ_CLK_AUDIO_AHB_DIV from clks_init_on[]Viorel Suman
2018-08-24MLK-19034 clk: imx8qm: Fix clk_unused crashTeo Hall
2018-08-24MLK-19002 clk: imx8qxp: no fail/err when no np_acm and ENODEVPeng Fan
2018-08-24MLK-19001-1 clk: imx8mq: parse clk init on from device treePeng Fan
2018-08-24MLK-18427-01 driver: clk: imx: Add dram core and alt root clkBai Ping
2018-08-24MLK-18724-3 clk: imx7d: remove IMX7D_NAND_USDHC_BUS_ROOT_CLK out from clks_in...Haibo Chen
2018-08-24MLK-18724-2 clk: imx8mq: remove IMX8MQ_CLK_NAND_USDHC_BUS_CG out from clks_in...Haibo Chen
2018-08-24MLK-18724-1 clk: imx8mm: remove IMX8MM_CLK_NAND_USDHC_BUS_CG out from clks_in...Haibo Chen
2018-08-24MLK-18861: mx8qxp: Add the missing LCDIF clocks to clock driverAdriana Reus
2018-08-24MLK-18615-1 clk: imx8mm: change camera's mclk clock sourceRobby Cai
2018-08-24MLK-18660-2 clk: imx: define the clocks of the lsio muRichard Zhu
2018-08-24MLK-18617-2 clk: imx: clk-imx8qxp: Add MIPI PWM_DIV & PWM_CLK clk definitionsLiu Ying
2018-08-24MLK-18617-1 clk: imx: clk-imx8qxp: Correct MIPI PWM IPG/IPG_S clk definitionsLiu Ying
2018-08-24MLK-18625-1 clocks: imx8mq phy_27m clk source for all pllsAdrian Alonso
2018-08-24MLK-18621: clk: imx8mm: fix SAI2/SAI3 ipg parent and ipg_audio_root rateViorel Suman
2018-08-24MLK-18580 clk: imx: imx8qm: correct the pd of the phyx1 per clkRichard Zhu
2018-08-24MLK-18535-2 clk: imx8mm: set video_pll1 rate to 594MHzFancy Fang