| Age | Commit message (Collapse) | Author |
|---|
|
With this commit below changes to ricoh583 MFD are done:
1. Updating cache copy of int enable register.
2. Changing the prototypes for bulk read & write APIs.
3. Updating rtc platform data structure.
bug 902137
Change-Id: I616d86628addaaa04f3faec035120bd6f9569603
Signed-off-by: venu byravarasu <vbyravarasu@nvidia.com>
Reviewed-on: http://git-master/r/70010
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Enable the track control of the LDO4 only when it is
controlled by the PWRREQ1.
bug 822562
Reviewed-on: http://git-master/r/66096
(cherry picked from commit 2140cfb4fa9ba304b199c0144d02af12f1f691b5)
Change-Id: Ibcee5f224647772bde58716c28beae8b6315190f
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/67329
|
|
Adding configuration parameter through platform data
to shutdown the PMIC when shutdown signal in input pin
SHUTDB is active.
bug 900732
Reviewed-on: http://git-master/r/65443
(cherry picked from commit 9327b9815e9791f56f95e0e691c1f1e15cf39b04)
Change-Id: I200c6f8755a55ad1875ba54c9c88a77e0937fb38
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/66325
Rebase-Id: Rcabdd1c5d217bfd201b241f443701d9253625df7
|
|
Using new IRQ apis.
Change-Id: I9eb73a970862c65b3aa7eb6b9c4bd0e4ab5112ba
Reviewed-on: http://git-master/r/62971
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Rebase-Id: Rc1be7da663c58c0093ab7c10f396968ad087e19f
|
|
Moving the sleep sequence configuration for the pmu from
regulator driver to core driver so that other than power rails,
gpio can also use these APIs.
Reviewed-on: http://git-master/r/62901
(cherry picked from commit 7c2817b42785302c3d9a779c817f70163fabee71)
Change-Id: I9b8584cfd507b34596eee41e9ea799df76c26e5f
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/64098
Rebase-Id: R5a6aead9fdda64bf26c0d59a17f794177e82b640
|
|
Supporting the different rails control through the external
control signal PWRREQ1 and PWRREQ2.
Reviewed-on: http://git-master/r/61898
(cherry picked from commit fc07ccae30b61a92fa0b77ee6b2b7c8d43176bbe)
Change-Id: Id6322ef251e4b87673d3a647efb1f0d74b8e0815
Reviewed-on: http://git-master/r/62912
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R687c186e89635a5bd4e3f399709cdf3520936a3f
|
|
Correcting typo in the error messages.
bug 822562
Reviewed-on: http://git-master/r/60414
(cherry picked from commit 0accfaa34f91a19ae2aa8eba1f9fc1853ee91576)
Change-Id: Id99fc31bf7c00cab452999c6d133125f16f04e76
Reviewed-on: http://git-master/r/61437
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Rebase-Id: Rb88e19b9510813424033dee100dd3d10f75dca7a
|
|
Configuring the pins in gpio mode when it is used as gpio.
Configuring the correct value of bits when setting the output value.
bug 822562
Reviewed-on: http://git-master/r/58276
(cherry picked from commit b854f309151342689b82bd653738eb94c87db4a4)
Change-Id: I7474d1771d83650db9be71db1f578fd0a50ad19d
Reviewed-on: http://git-master/r/59288
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Rebase-Id: Rf0619d6a3d24059dab15c39c5800a5fd7ee6779b
|
|
Adding core driver for the Powermanagement system device
RICOH 583.
bug 822562
Original-Change-Id: I8a21b42800bd9043f901689ed354618165c42534
Reviewed-on: http://git-master/r/40035
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rc2821a3f6493ffe8a8ec7a67c214c09b67775433
|
