Age | Commit message (Collapse) | Author |
|
To prevent power rail turn-off when change FPS source,
it must set power mode to NORMAL before change FPS source to NONE
from SRC_0, SRC_1 and SRC_2.
Change-Id: I02be96bd91ffb756a79a440d319fafe1739ae514
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/69566
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Set selector also in __tps80031_ldo_set_voltage().
Bug 886170
Change-Id: I17dab9cdfa6397dbdf9dba0232e4f8de0cf364f0
Signed-off-by: Antti P Miettinen <amiettinen@nvidia.com>
Reviewed-on: http://git-master/r/62147
Reviewed-by: Lokesh Pathak <lpathak@nvidia.com>
Tested-by: Lokesh Pathak <lpathak@nvidia.com>
|
|
Adding regulator driver for the device FAN53555.
Bug 892117
Change-Id: I895094d3e0aaeb85cfd33f1bc16008c66961b403
Reviewed-on: http://git-master/r/67862
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Jake Park <jakep@nvidia.com>
|
|
Conflicts:
arch/arm/Kconfig
Change-Id: If8aaaf3efcbbf6c9017b38efb6d76ef933f147fa
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
commit ba305e31e88ea5c2f598ff9fbc5424711a429e30 upstream.
SMPS regulator voltage control differs from the one of the LDO ones.
Current TWL code was using LDO regulator ops for controlling the SMPS
regulators, which fails. This was fixed fixed by adding separate
regulator type which uses correct logic and calculations for the
voltage levels.
Signed-off-by: Tero Kristo <t-kristo@ti.com>
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
|
|
aat2870_get_regulator
commit d4d6373c1109b11c8118340be97ae31b8f94d66a upstream.
In current implementation, the pointer ri is not NULL if no id is matched.
Fix it by checking i == ARRAY_SIZE(aat2870_regulators) if no id is matched.
Signed-off-by: Axel Lin <axel.lin@gmail.com>
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
|
|
Current set_voltage operation has additional selector argument
that is used to return the index of the selected voltage.
Bug 886170
Change-Id: I3e64cc91ab02cf90a2fe283258bc3c9e1aef2e1d
Signed-off-by: Antti P Miettinen <amiettinen@nvidia.com>
Reviewed-on: http://git-master/r/62144
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Enable the output discharge path in shutdown of the
regulator.
bug 871944
Reviewed-on: http://git-master/r/67101
(cherry picked from commit 20f19e525d9f680236c80050e4ae97a86979dd78)
Change-Id: Ib88a15546d1402bdf93d624d566dd28e990e7209
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/68427
|
|
Supporting the sleep configuration through platform data.
Rearranging clock initialization to take external power control.
Reviewed-on: http://git-master/r/67076
(cherry picked from commit 9da9d369bdbe988b98eec9b63085dfdb26de8237)
Change-Id: I40c5a8608522dbc322e148b5d569e8f5a00faa21
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/67331
|
|
Some of the values are not supported in the LDO2 configuration
when using in track mode due to hw issue in tps80031 and
tps80032-ES1.0.
Adding proper check before configuring the LDO2 in this case.
bug 898613
Reviewed-on: http://git-master/r/65441
(cherry picked from commit 58e3672102825b662ea904b46b6c1efbf639365b)
Change-Id: I4e63a932d32c7cb2d13a07611acfa0b7dae649cc
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/66327
Reviewed-by: Lokesh Pathak <lpathak@nvidia.com>
Tested-by: Lokesh Pathak <lpathak@nvidia.com>
Rebase-Id: R8b818dcb4fdaab118426df32144f846a0ab00fb3
|
|
Supporting the discharge of output capacitor via a typ.
300Ohm path.
bug 871944
Reviewed-on: http://git-master/r/65107
(cherry picked from commit a969b5c5e024c1ef6e29ef9d3603dd6bbe292567)
Change-Id: I1a8b605f486ab5978feb3a711c9c4e57ea737278
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/65804
Rebase-Id: R7d45dc727b03fa8b55470cc5507052eedecc8f76
|
|
Use platform_data instead
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Rebase-Id: R74c46fcb0c04961a8e91382da503679db2fede0b
|
|
Moving the configuration function for configuring the
rail control through the PREQ line to core from regulator
driver.
Fixing the correct voltage configuration for the LDO2 based
on TRACK mode.
Reviewed-on: http://git-master/r/63503
(cherry picked from commit 9190130f6cf1ba0bae3231321841ebe4ad94a54e)
Change-Id: I7dd511da7f809a44b1e66706054c0a4c57c36323
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/64055
Rebase-Id: R433728b4c83ccaf6f3ae2734412a90d9c89b6a2c
|
|
Moving the sleep sequence configuration for the pmu from
regulator driver to core driver so that other than power rails,
gpio can also use these APIs.
Reviewed-on: http://git-master/r/62901
(cherry picked from commit 7c2817b42785302c3d9a779c817f70163fabee71)
Change-Id: I9b8584cfd507b34596eee41e9ea799df76c26e5f
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/64098
Rebase-Id: R5a6aead9fdda64bf26c0d59a17f794177e82b640
|
|
The MAX77663 PMU has under-shooting issue when voltage down scaling
on SD power rails until revision 3. So if revision is less than rev3,
set safe_down_uV for stable down scaling.
Original Author: Jinyoung Park
Reviewed-on: http://git-master/r/56950
(cherry picked from commit b685f87ea655919e0bf0efb3a1bdddf5d1a3abbb)
Reviewed-on: http://git-master/r/62376
(cherry picked from commit de2370747b224f38ac2fd87402a60e058db28b68)
Change-Id: Icf864c869775490ea0465aae23505ae7333fa80c
Reviewed-on: http://git-master/r/63757
Reviewed-by: Min-wuk Lee <mlee@nvidia.com>
Tested-by: Min-wuk Lee <mlee@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: R9ebf2c4e6fbec3b3c8ec065b119fdc2c64f37cb0
|
|
Supporting the different rails control through the external
control signal PWRREQ1 and PWRREQ2.
Reviewed-on: http://git-master/r/61898
(cherry picked from commit fc07ccae30b61a92fa0b77ee6b2b7c8d43176bbe)
Change-Id: Id6322ef251e4b87673d3a647efb1f0d74b8e0815
Reviewed-on: http://git-master/r/62912
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R687c186e89635a5bd4e3f399709cdf3520936a3f
|
|
Added the platform data to configure the pmu in force pwm
mode.
Reviewed-on: http://git-master/r/61896
(cherry picked from commit 6488995a7ead950e3ab585e71528f86f3208b0da)
Change-Id: I1a828013abdbdf132d77207c7c294e526d9bb825
Reviewed-on: http://git-master/r/62593
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Rebase-Id: Rd5da6f04a8941a13a3437988dcaaafed2fe6aa8d
|
|
Optimising the read-modify-write operation for setting voltage
by using the register cache.
Reviewed-on: http://git-master/r/60412
(cherry picked from commit 4880f2de83efe7c7c88edf156f1434e7b402b4ce)
Change-Id: I5861838a0e5f98c03badf02a831b852a9eff3952
Reviewed-on: http://git-master/r/61436
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Rebase-Id: R7821472f936fce9e270403031d48c6fea3dc1a35
|
|
Adding the configuration flag to put the ldos in the low power mode
when it is suspended. The option can be provided through platform
data.
bug 890770
Reviewed-on: http://git-master/r/60408
(cherry picked from commit e317af259582d04c4eba2feabb757eb05d174002)
Change-Id: I65ee0ef9ae963cf3d9f73ed9c5bb7c7fa4af77c8
Reviewed-on: http://git-master/r/61435
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Rebase-Id: R869a6c46008af761bc3eec1a3fbb50681786b7de
|
|
The mfd core was updated that removed size_t data_size and
renamed void *platform_data to void *mfd_data in struct mfd_cell.
The new mfd API, mfd_get_data(), was added for mfd device.
It return from struct platform_device to right value of mfd_data
and platform_data.
Change-Id: I21528879f2186d568f867f1c7e026f8d8e172b5a
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/59891
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R4ee12a3ba5afec4255002e226f479e1c96a0f66c
|
|
When any rail is configured such that it can be enable by PREQ1
then only control the sleep mode of rails through TRANS register,
not the STATE register.
PREQ1 control the rail to switch from active to sleep and
sleep to active mode.
Reviewed-on: http://git-master/r/58278
(cherry picked from commit 6a8db3200c3119673b85769b1caa56422a22b4f9)
Change-Id: I9763a4d283f0171eb9b7755d44ca3b9059755033
Reviewed-on: http://git-master/r/59289
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R25d191b2429a5f60e77d70aed1eefecaa3b75ba3
|
|
Current regulator_ops interface expects selector value to be returned.
Not doing so results in uninitialized variables used.
Bug 886170
Change-Id: I5b7ca77badbd517f161f8c5c7a92fdf18e1ef7bb
Reviewed-on: http://git-master/r/56661
Reviewed-by: Antti Miettinen <amiettinen@nvidia.com>
Tested-by: Antti Miettinen <amiettinen@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Rebase-Id: R2b693750ff84e9f8dadd88a835bc06b66d0a3129
|
|
Current regulator_ops interface expects selector value to be returned.
Not doing so results in uninitialized variables used.
Bug 886170
Change-Id: I23e664790311e434303eb23fafd194502ae2909c
Reviewed-on: http://git-master/r/56654
Reviewed-by: Antti Miettinen <amiettinen@nvidia.com>
Tested-by: Antti Miettinen <amiettinen@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Rebase-Id: R72759360aeca354ef82d0ec7431e8c9f2fcafdfb
|
|
Current regulator_ops interface expects selector value to be returned.
Not doing so results in uninitialized variables used.
Bug 886170
Change-Id: I206117fbb1524e5c272e0c94bdaef3b605978717
Reviewed-on: http://git-master/r/56652
Reviewed-by: Antti Miettinen <amiettinen@nvidia.com>
Tested-by: Antti Miettinen <amiettinen@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Rebase-Id: R6015e7534c82212f3b28f7fe450e635f0274f80d
|
|
Current regulator_ops interface expects selector value to be returned.
Not doing so results in uninitialized variables used.
Bug 886170
Change-Id: I004ee168eb0f003eb71c36d5fcd6c8106a1fc054
Reviewed-on: http://git-master/r/56648
Reviewed-by: Antti Miettinen <amiettinen@nvidia.com>
Tested-by: Antti Miettinen <amiettinen@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Rebase-Id: R5fa05ad3dc7cda25b634efbf956ae99280bab40d
|
|
Optimizing the time require to change the voltage by using the
register caching.
bug 870689
Reviewed-on: http://git-master/r/51754
(cherry picked from commit cb2676e3e25f3a6134f38ecb0e3dfe9e7a1f4fd4)
Change-Id: I771d6d0ebad60d05381af07cc791f5ad8b4426fd
Reviewed-on: http://git-master/r/55643
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Rebase-Id: R89993e38c00a6e1dc0f482bd6319830548b90118
|
|
Using the register caching for optimizing the update of pmu register
through i2c. In this way, the frequent read of pmu register is
avoided.
bug 870689
Reviewed-on: http://git-master/r/56617
(cherry picked from commit 59426b56710e06b075769b4eb73723c3dcf28710)
Change-Id: I9fc339587c8c5c82443bb99489992d608fd3534e
Reviewed-on: http://git-master/r/56872
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Rebase-Id: Reb0312eaaa88f9b082c540b752663089964ffee8
|
|
Adding delays in set_voltage to stablize the voltage as per
voltage slew rate when changing the voltage.
bug 872382
Reviewed-on: http://git-master/r/51324
(cherry picked from commit 2aae0d2db5959b16ca73d53b4543e62ebc5c3c88)
Change-Id: Ia8ad81281dc78e121c7d701055235c490e731d09
Reviewed-on: http://git-master/r/55642
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Dan Willemsen <dwillemsen@nvidia.com>
Rebase-Id: R53948e9aa72d1dd303a4011fc2b43229df92c6b7
|
|
To reduce i2c transaction, added struct max77663_register into
struct max77663_regulator. It includes cache value for each register,
so there is no need for i2c read after updating cache value
in preinit function.
Bug 849360
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/51526
(cherry picked from commit ea3ee402c624826f70c735f56a017326e3c7ed83)
Reviewed-on: http://git-master/r/54694
(cherry picked from commit 553979f17353f570b52b4c9e138ec6b95cf8f9b0)
Change-Id: Ibe090174cc0ff40b1bda54e610485898f241faaa
Reviewed-on: http://git-master/r/55472
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: Rb6f46869b89096ef0a516282d8e4bcb7bd813785
|
|
The mfd core was updated that removed size_t data_size and
renamed void *platform_data to void *mfd_data in struct mfd_cell.
The new mfd API, mfd_get_data(), was added for mfd device.
It return from struct platform_device to right value of mfd_data
and platform_data.
Change-Id: I9b61d0ac0139be840c328fc0b266752d27815cf5
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/54912
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: Rc0b7b7d376c1bab14eab86a9bdfa4cd5b970bbf8
|
|
The regulator core was updated that unsigned *selector parameter was
added to set_voltage operation.
Change-Id: I29881e45fb44083fc350088a6af28faf22788909
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/54684
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: R7465637a408a8560d78e808cd6aeda328d7268b3
|
|
Adding Active-discharge option for SDx rails.
bug 859415
Original-Change-Id: Ia4d3933b9dbf4a0ec646c586f99a7411d2a93371
Reviewed-on: http://git-master/r/50281
Tested-by: Harry Hong <hhong@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: Rac11236a7f0f305f0e821c5a8f911e5751bd2c82
|
|
Correcting the n_voltages in regulator table. Also applying
deep sleep and init voltage only if it is valid.
bug 822562
Original-Change-Id: I484a556c0b5dd0c984f3afce5c136186d90422ba
Reviewed-on: http://git-master/r/48972
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Rebase-Id: R7eac9d2f39ceb3b279789876b90342a59b1b7d27
|
|
Adding support for delay configuration after setting the voltage
from platform data based on board behavior.
Also providing flag to enable the VBUS discharging though internal
pull down.
bug 853393
Change-Id: I27e7ae1eab9893241e775e17ec7b98afac71195b
Reviewed-on: http://git-master/r/41886
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R395c7ac35ccfabbea8de403d0db3cc4708981ab8
|
|
Adding slew rate and forced PWM mode for SD power rails.
Bug 849360
Original-Change-Id: Ie66074bd36e600f2f72ba04e2c04331a58dd6a5c
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/47830
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: R21ef37ada9a64dec082f82468f5c51d92e30a394
|
|
Adding ricoh583 regulator driver to supprot RICOH 583 PMIC.
bug 822562
Original-Change-Id: Ie4b3aab91f2057965e2352f7a9509c651fb2ad0a
Reviewed-on: http://git-master/r/40319
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R0d28e8d36a4052250f2d9c20e7f463e1bbda4883
|
|
Add regulator driver for Maxim PMU MAX77663.
Bug 849360
Bug 854414
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Original-Change-Id: I740f484ee1f39deefa8e5b9669426d6e6bafb42d
Reviewed-on: http://git-master/r/44484
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: Re303620c5dcae6f56d1f219484d659525005eaa7
|
|
Clearing the external control configuartion in shutdown on the
regulator.
bug 839572
Original-Change-Id: I2362c6decb7209aa5f5667de48315ef0bc8926a2
Reviewed-on: http://git-master/r/43048
Tested-by: Vivek Kumar <vivekk@nvidia.com>
Reviewed-by: Kaushik Sen <ksen@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Rebase-Id: R4aa455b1b3fd6007875f94ab31c61315fd61633b
|
|
Add regulator enable notifications (not sent by the current code).
Add voltage notifications sent only if regulator output is actually
changed (keep intact existing voltage change notification that is
sent unconditionally - even if voltage change was not allowed by
constraints, or no actual change since regulator is disabled):
PRE_ENABLE Regulator is to be enabled
POST_ENABLE Regulator was enabled
OUT_PRECHANGE Regulator is enabled and its voltage is to be changed
OUT_POSTCHANGE Regulator is enabled and its voltage was changed
Bug 853132
Original-Change-Id: I2759ada1c5d1e43f746f6c866f9b3c203b68aed6
Reviewed-on: http://git-master/r/42262
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Karan Jhavar <kjhavar@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Rebase-Id: Rdac9b19d1f999e889aae8e2eb72f9b60057dd05a
|
|
bug 815933
Original-Change-Id: I3b8f8910b12ff4f8a5f9588615bd0bb6452bdc3b
Reviewed-on: http://git-master/r/40263
Reviewed-by: Xin Xie <xxie@nvidia.com>
Tested-by: Xin Xie <xxie@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: R18292e6e68c95b9f67d24281a9f2b80439452ba8
|
|
The LDOs are supporting 1.0V to 3.3V on TPS80031, but current
driver was implemented 1.1V to 3.3V. So corrected this.
And adding bit mask in ldo_get_voltage to prevent wrong voltage calculation.
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Original-Change-Id: Ic3779730fd8ad1dec6cf156b4582b0099734e7e6
Reviewed-on: http://git-master/r/39515
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rffc735384a266c5d8cde7697e25d9d3f3081597c
|
|
Original-Change-Id: I0bcfd38569b9a9a1cc21d0e9d12a0d114d87be9c
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Rebase-Id: Rf1f1609942bd3ca4fae07ab37304cb214ab87774
|
|
The state register is read and write register, if read, it returned
current state, not current written value in register.
So if it want to write the value into state register, it must unconditional
write the value, don't use update(read and compare and then write).
Bug 838189
Original-Change-Id: I2555875a822f159e664b0834af2d00073c859acd
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/38396
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Rebase-Id: Ra90d4ccbe0373bbdad44422e8ff6798eea96019a
|
|
Based on platform, it is require to control the regulator
output through the peripheral power request signal to pmu.
Supporting this type of platform configuration to control
output voltage by sw as well as through PREQ input line.
bug 839809
bug 829405
Original-Change-Id: Ifa19b9062ca2a2c5cae84de1f311a33cec094ad0
Reviewed-on: http://git-master/r/38936
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Tested-by: Bitan Biswas <bbiswas@nvidia.com>
Rebase-Id: R396800524fcea5c74711aec305c29229d32a0908
|
|
Providing the control of VBUS through regulator api.
bug 833736
Original-Change-Id: Id79f64dfb0ab30a5f0663521defb60a76681c767
Reviewed-on: http://git-master/r/38499
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
Reviewed-by: Thomas Cherry <tcherry@nvidia.com>
Rebase-Id: R218327eaf38a09215ca2fe4f6e7e90c8e961d21f
|
|
Write permission only for User for syncevent_regulators
sysfs attribute.
This is needed so as to pass FileSystemPermission CTS.
Bug 840409
Original-Change-Id: Iad1ac9fc63b9471b2f7c9f2c12524512b3f5941e
Signed-off-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-on: http://git-master/r/36897
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
Rebase-Id: Rb71c94a12e155ae630d09f30fb42df4d83cc6e7c
|
|
This change adds the possibility of addressing all addresses on the
tps80031 I2C Bus. The interrupt registers and SMPS1/2 and VIO require
using different I2C addresses to be reached correctly.
bug 830904
Original-Change-Id: I1b5b0d03e531c3c8a0551e5049055930e742e10f
Reviewed-on: http://git-master/r/34866
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Matt Wagner <mwagner@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Rebase-Id: Rd3ec6b9b3fac3c13e0b6a58af428110e7e51a2c8
|
|
Adding core and regulator driver for the TI pmu device tps80031.
Following functionality is added:
- Basic core driver interface to access register.
- Regulator driver.
- gpio driver.
- interrupt support from pmu.
- clock 32 initialization.
bug 830904
bug 829658
Original-Change-Id: I41e732c0b5d0472209798552b5264038e5a97ee4
Reviewed-on: http://git-master/r/33109
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Thomas Cherry <tcherry@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Rebase-Id: R72919d00e28138767da61d673c9e805f74911341
|
|
Adding controls for the following items
1. PMU SLEEP state enable/disable
2. Keep 32KHz clock out on sleep mode
3. Keep thermal monitor on sleep mode
4. Keep LDO full load capability on sleep mode
5. Keep high speed internal clock on sleep mode
3. Turn off power rails on sleep mode
Original-Change-Id: I389bca4a4d7ff9ae264727af8e93dcec796d3c0c
Reviewed-on: http://git-master/r/32222
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Rebase-Id: Rb1423bd228beab0d3880635877b5589c6a0bb426
|
|
Original-Change-Id: I6aba475047e0f1e1186bff88dfe9aedaf6a8b415
Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-on: http://git-master/r/31532
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
Rebase-Id: R7f6a01f24db741f441c692bb95ccc2017b25344d
|