Age | Commit message (Collapse) | Author |
|
Set gr2d and related clocks (epp, emc) to minimum.
Set Timeout for 2D only to 0.
bug: 845598
bug: 843716
Original-Change-Id: I1367274469ef290a08c3fb1f348664b3a38fecd7
Reviewed-on: http://git-master/r/39992
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R5436a0af9c1ef813d06e4201e18d853488fb85ef
|
|
For non-silicon platforms(fpga and simulation) disable all underflow
interrupts.
Original-Change-Id: Idda78cd5a8e1fda7fac672a259ed05c95876752b
Reviewed-on: http://git-master/r/42286
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
Tested-by: Jonathan Mayo <jmayo@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Rebase-Id: Rd37cc00d1ad527fae58834be3b225238d1ec8c49
|
|
Bug 39790
Original-Change-Id: I5ce0e35501442ed1a6818aebfeae1670ebb9d08d
Reviewed-on: http://git-master/r/39867
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Tested-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Rebase-Id: R5679d529af4779bde735d3055b04d368b765c620
|
|
As HDMI is not a wakeup source. To detect HDMI peripheral which is
connected after suspend, we scan for it during HDMI resume.
Bug 846365
Signed-off-by: Sanjay Singh Rawat <srawat@nvidia.com>
Reviewed-on: http://git-master/r/39776
(cherry picked from commit fd1134f413845f8e0b3944153eb7406f713a9709)
Original-Change-Id: Idee461e66edce494214814ced3854f716e8a44e3
Reviewed-on: http://git-master/r/41545
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R01d0a5d61afb386240ae35da73fe12f38e26ed28
|
|
Enables 3D power gating on chips that support it.
Bug 793861
Original-Change-Id: Iadc40b65ac4897550d3b0d2076cc7efe98c95dfa
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/37821
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Karan Jhavar <kjhavar@nvidia.com>
Tested-by: Karan Jhavar <kjhavar@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Rebase-Id: R14eebcaa38b71d81b5286f922d0d10e15a121b13
|
|
Reserving syncpoint for channel based AVP driver.
Original-Change-Id: I2829341417a9bdc010ba51f4416d8648b7068b17
Reviewed-on: http://git-master/r/41148
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-by: Kaz Fukuoka <kfukuoka@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Gajanan Bhat <gbhat@nvidia.com>
Tested-by: Gajanan Bhat <gbhat@nvidia.com>
Reviewed-by: Chris Johnson <cwj@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Rebase-Id: Rffd00ab1a181b331fc5e309f68f61748b8d2bd65
|
|
added correct copyright comment.
removed funny block comments.
Original-Change-Id: I1a86083e3467bba208e5cafc3886a3800cb52e1d
Reviewed-on: http://git-master/r/39246
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R50e415ae0c7d0f52ab7313a55ad757cec8910d9f
|
|
If user space is waiting for a syncpt value higher than max,
nvhost_wait_timeout() panics the kernel. This panic is based on the
assumption that nobody should wait for sync points higher than indicated
by a submit from user space.
As the API has nothing to disallow waiting for future sync points not
indicated by any submit, this patch removes the panic and treats this as
a normal case.
Bug 843238
Original-Change-Id: I367c46e42bd683f1023e7fe04e523a99ab3d666b
Reviewed-on: http://git-master/r/36470
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Rebase-Id: R18a509f85dfd657c3dcbbd7db1fa95d71113cea0
|
|
no_vsync was causing random hangs due to unwanted interrupts
were enabled on default.
Fix bug 801463
Original-Change-Id: I8dabf4b9b7b98cd64f2caff94efe949e2768bdd2
Reviewed-on: http://git-master/r/40616
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R2aeb2a584b04dd36317bbd405e907ab6f45c2a41
|
|
Do not pass 0 to PICOS2KHZ() macro, as it causes Division by zero in kernel.
Bug 850852
Original-Change-Id: Ice913aaf756719aaf49bf6fab54b5f1618fb07d5
Reviewed-on: http://git-master/r/41116
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rc77772df52dfd42db53be2c8cb4281a04262ad69
|
|
Disable TE signal from panel when display off for power saving.
Bug 851754
Original-Change-Id: If00f9bde9c358c7b49050a32f68d04881e6641da
Reviewed-on: http://git-master/r/41031
Reviewed-by: Animesh Kishore <ankishore@nvidia.com>
Tested-by: Animesh Kishore <ankishore@nvidia.com>
Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
Rebase-Id: R6df302cd2af2105e2dd3384a222965f0b9180bd0
|
|
DC reset disables dc for sometime. If IOCTL_FLIP
occurs during that time then wrong status will be reported.
Add dc mutex around dc->enable to prevent wrong value read.
Fix bug 852345
Original-Change-Id: I27674abc45fca6bed061f7d34e1454235458fc1c
Reviewed-on: http://git-master/r/41201
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R0d10fb5ff9dfc2ee2c9dcc7e65a2bfafb8a88d4d
|
|
Calculate per window bandwidth and apply latency allowance factors to
each active window. Reuses much of the emc bandwidth code.
Bug 820273
Original-Change-Id: I24f9c5749d8ea646c5f5861cfe19c73536dbf7dc
Reviewed-on: http://git-master/r/40134
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rb7c7fb7813fbd61302e51e86e86cab4063e7050b
|
|
remove the support to delay changing emc clock.
Bug 850852
Original-Change-Id: Ibc125e7789ad96059c53c82eb51091afd7b880fc
Reviewed-on: http://git-master/r/40133
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rc136721574d4337ce8538abcf852d4d64857cdbf
|
|
Not all windows are created equal, only set vertical or horizontal
filters when the window supports them.
Bug 850852
Original-Change-Id: I69b40ff47fd8ed8499857408c249ddd35299ae95
Reviewed-on: http://git-master/r/40132
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R339412d8ca44cd3bbe69f4af8c9bdde32a6d56c7
|
|
refactor emc code and centralize it in one place.
Bug 850852
Original-Change-Id: Icddd270d1ea4f47de11aa3633dd2dbb205a15742
Reviewed-on: http://git-master/r/40131
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R50b0fc763281d1ce1b0758caf5e42bfb2d4a3050
|
|
Remove extra 3D, 3D2 clock disable from module init. This calls were
necessary to compensate un-balanced clock enable done while powering
3D partition on. Power-gating control is balanced now, so the calls
in question do nothing except generating warnings.
Original-Change-Id: Ic46e8f80102cf9166ab37532b2b92b3e83f28107
Reviewed-on: http://git-master/r/40957
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Karan Jhavar <kjhavar@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Rebase-Id: R622ac19ee7fdcdf4b6bcfd9240dc85e8d7d69ba0
|
|
Carveout memory leak occured in video playback on abnormal termination as the
tegra overlay driver didn't had the implementation to reduce the usage count of
nvmap client on device closure.
Hence on abnormal termination of mediaserver, the carveout memory remained
allocated causing memory leak.
The usage count of nvmap client for overlay driver is incremented on
ioctl TEGRA_OVERLAY_IOCTL_SET_NVMAP_FD.It should be decremented on
device closure.
Added the code to decrement the uage count of nvmap client on release, so that
the client and the carveout memory is free'd whenever the count reaches zero
on successful as well as abnormal termination of mediaserver process.
Similar implementation is done by NvHost channel driver,
The NvHost drivers takes care of nvmap client usage count.i.e. decrement the
uasge count of nvmap client which is incremented by
NVHOST_IOCTL_CHANNEL_SET_NVMAP_FD ioctl.
Bug 845676
Reviewed-on: http://git-master/r/40157
(cherry picked from commit c10173d70affb7117284b57fb0870c90823a5880)
Original-Change-Id: I4de52d89b70a1f5ed401f807e76a6160f65d9917
Reviewed-on: http://git-master/r/40840
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: Ra474156806eacf67c6de82480ded1580ddcdb93f
|
|
- Add attribute in sys to read TEGRA_DC_CRC_CHECKSUM_LATCHED
- Fix some minor formatting issue of dc_sysfs.c
Bug 834332
Original-Change-Id: I48f75fcb1d5403ab40d0da438200a5552ba4e6ff
Reviewed-on: http://git-master/r/37912
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rde819259112b14ed1ae67b41d66b1785d68a2b7f
|
|
If there are more than one hdmi modes that have same xres,
yres, and vmode, tegra_dc_hdmi_mode_equal can return true even
though pixclocks are way different from each other.
Now, tegra_dc_hdmi_mode_equal will retun false if pixclock has
more than 1Hz of difference. Also, tegra_fb_set_par will use
fb_find_nearest_mode instead of fb_find_best_mode to take
refresh rate into the consideration.
Bug: 815409
(cherry picked from commit 8cf6e47dd3d4efaa3a1f0a15f1bd36ad34d3a951)
Original-Change-Id: I744d3c6dfb553bfab190e7d82a9dc5d8782e45d5
Reviewed-on: http://git-master/r/37419
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R4a93c72ba0a73c561864322014a8c9a33e86304b
|
|
Original-Change-Id: I7a2d2e3016a0289b9df6e73e5d0234f6ace07904
Signed-off-by: Robert Morell <rmorell@nvidia.com>
Reviewed-on: http://git-master/r/39306
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Ra44aa094ba19c367576af4e2cfa5e571e1e05ef9
|
|
The common dc.c code shouldn't include tegrafb.h; this breaks
modularity. Fortunately, it was only being used to count windows, and
there's a non-FB-specific version of that.
Original-Change-Id: I81a082ce9cf6f7da32da0c2399344c017863c6ee
Signed-off-by: Robert Morell <rmorell@nvidia.com>
Reviewed-on: http://git-master/r/39300
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rf9ef44ad4e17af87126f017b014915a7b9ab8df2
|
|
This change removes the unused variable 'val' to fix the warning:
drivers/video/tegra/dc/dsi.c: In function 'tegra_dsi_host_trigger':
drivers/video/tegra/dc/dsi.c:1214: warning: unused variable 'val'
Original-Change-Id: I5b602299c11cb37b6c803245ec6d03b0a512695d
Signed-off-by: Robert Morell <rmorell@nvidia.com>
Reviewed-on: http://git-master/r/39299
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rf2005859d27a4501c68a2139a7f23450707076b8
|
|
This change conditionalizes the declaration of variable 'reg_addr' with
the same condition that it's used to fix the warning:
drivers/video/tegra/dc/hdmi.c: In function 'tegra_dc_hdmi_setup_audio':
drivers/video/tegra/dc/hdmi.c:1129: warning: unused variable 'reg_addr'
Original-Change-Id: Ifc4ace5a9fef06e7e880782c4ee3d4b75aeb8595
Signed-off-by: Robert Morell <rmorell@nvidia.com>
Reviewed-on: http://git-master/r/39298
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rca23cf803a6035704e22c5ce88b4f5e12e841b70
|
|
Fix err_delete_wq and err_put_client of error handling.
Reviewed-on: http://git-master/r/37870
(cherry picked from commit 794cd34757fe7193b0e2f1847335d127840fd4a3)
Original-Change-Id: If8bf04b6a5a473b3c13017ea8ad2c33cd7b4954e
Reviewed-on: http://git-master/r/38447
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R2a5f0f6e618d8d3a728f2ecb28eddb613280c99e
|
|
Let the delay in making sure a module is idle for some amount of
time before powering it down be module specific. This typically
occurs at the end of a INTR_ACTION_SUBMIT_COMPLETLETE.
Some modules have more work (e.g. 3D) to power down, so should
have a longer delay than a module with a lower latency (e.g. 2D).
This change adds the infrastructure a subsequent change will
assign different values.
Make use of a separate #define for the timeout used in waiting
for a system suspend to go idle.
Original-Change-Id: I4d675375e7c2ad841168449bd7f6db3d38d6d6c3
Reviewed-on: http://git-master/r/40044
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rdacbc9caab0bf60064d6c27a7c919b9a759da97a
|
|
CONFIG_TEGRA_ENABLE_SUPPORT_FOR_1080p_30HZ define is not needed
anymore since this can be filtered from user space driver
Bug: 815409
(cherry picked from commit 14e0e21a7357722b8be6bba191665e3ead17dd11)
Original-Change-Id: I914d2811d757228864d0ae13950d0fc5cce7f972
Reviewed-on: http://git-master/r/37026
Reviewed-by: Donghan Ryu <dryu@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R74b621cfd8928797b348ee20bcbcf27492085959
|
|
In some stress tests, calculated EMC bandwidth is more than allowed EMC
bandwidth and print out too many warning. Change to print the warning only
once.
BUG 847731
Original-Change-Id: Ia369d4295231e1db39532b0fc6ae8a29f9dbea65
Reviewed-on: http://git-master/r/39740
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Re9f0b2b50f5bd2afc25564ad97396453e68f9e55
|
|
HDMI clock is not auto dvfs, so we need set the clock rate to 0 if HDMI
is disabled. Otherwise the Vdd core voltage will be always 1.2v even
after HDMI cable unplugged.
BUG: 828306
Reviewed-on: http://git-master/r/34379
(cherry picked from commit 58ddd144a6c2dd9bbc9d2f3c8b1e025364d88c22)
Original-Change-Id: I8b26702bc11321649f44b92d0968b3672d902304
Reviewed-on: http://git-master/r/37105
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rb92197b1de5edca5c9df314804d5b1eef0bbcc2a
|
|
Fix the conflict of clock sources for HDMI & DSI.
Original-Change-Id: I730a39fbfd5fe56eea10c0f2147ceee7c3f03921
Reviewed-on: http://git-master/r/39081
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rb7201a0b141f699841f2eeb73faddea3f7983759
|
|
This reverts commit d63d310e78aeb9f5a8dd0b6dc2de7f3f0fa65628.
Bug 820213
Bug 839572
Reviewed-on: http://git-master/r/40031
Rebase-Id: R23c81ec6be844a946ce997387754bdcdf4f94ebb
|
|
Original-Change-Id: Ia203886a3b013612b4159393ff43a25a313d1ece
Reviewed-on: http://git-master/r/35911
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R01b763362c13e09111f60700c3d3a7d2a9a3fc1c
|
|
Aligned memory can improve the performance memory access. Also,
since the bootloader fb is aligned, kernel needs to do it to avoid
skew.
Original-Change-Id: Ia5a122539856da9e9c73580929b8ea9c73e86c9d
Reviewed-on: http://git-master/r/35276
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rdc32cc0c095903cb731b47e96b5723b13066b63b
|
|
Added support for binwidth specific settings
for BLTF and LUT. sysfs support is included.
Bug 721258
Original-Change-Id: I2b76503a51fcbc9ca5cb4ca69fcf722f93878e6d
Reviewed-on: http://git-master/r/36416
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rae8570f5dc97a3798966cf48c402212d1fa8359f
|
|
Fix GART lockups caused by fragmentation by evicting
mapped areas from iovm space after unsuccessful array
pinning attempt.
Fix double unpin error happening during interrupted
submit.
Fix possible sleep in atomic context in iovmm code
(semaphore inside spinlock) by replacing spinlock
with mutex.
Fix race between handle_unpin and pin_handle.
bug 838579
bug 838073
bug 818058
Original-Change-Id: I420447ffb4e02fb78a7987e22a537eefc16ff524
Reviewed-on: http://git-master/r/36129
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R893c97003f2ec2f69e224f35d99d3488f673d620
|
|
This change provides a centralized location for powergating modules.
It would take care of switching on/off clocks while un-powergating/
powergating modules respectively.
Bug: 814267
Original-Change-Id: Ic80dc517f634c29085c8e089bdaa32c6fd742710
Reviewed-on: http://git-master/r/31776
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
Rebase-Id: Rc0aac0edd4e693c15d22d998c882fceeeb85765d
|
|
This change is needed to support three platforms, silicon,
fpga and simulation.
Change-Id: I70c6edbab85712b037b1ddf15ce72cf1a2affeba
Reviewed-on: http://git-master/r/36354
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rdd2875e5494a504dc4d2df0393bc798765a9b865
|
|
Original-Change-Id: I43036163f62c33f29c915fd4fe37ea10f71dfb55
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Rebase-Id: Re7c21b8cced25ed6e4038929a0f80892ec91b9a1
|
|
Removing write permission for Group and others for sysfs:
"null_kickoff_pid" attribute as CTS test "android.permission
.cts.FileSystemPermissionTest#testAllFilesInSysAreNotWritable"
requires it as non-writable.
Bug 828100
Original-Change-Id: Ifa2ee439a63f0503bf10f10f3cf31cd7c91c2842
Reviewed-on: http://git-master/r/39367
Tested-by: Manoj Gangwal <mgangwal@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
Rebase-Id: Rd386df89e37ba55d9157bc71237175d0b6fa6f6b
|
|
BUG 844499
Original-Change-Id: Ib99a921456f4a6e8e3e2d40907a91d492daf4bc0
Reviewed-on: http://git-master/r/38773
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R6dccc88053c055d9e4828d6f4d4e18932f0502f2
|
|
Add check to prevent control enter into suspend function
once dsi has already been disabled
Bug 841104
Original-Change-Id: I09b5547ea619bfa8fcfecf6ba570c65163d7eca1
Reviewed-on: http://git-master/r/38467
Reviewed-by: Animesh Kishore <ankishore@nvidia.com>
Tested-by: Animesh Kishore <ankishore@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-by: Thomas Cherry <tcherry@nvidia.com>
Reviewed-by: Min-wuk Lee <mlee@nvidia.com>
Tested-by: Min-wuk Lee <mlee@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Rebase-Id: R4db2f0f8e1d723d54658f4bfde3701aba25f47f1
|
|
If the screen is idle (no POST for some time), reduce the DC EMC clock
according the windows size. If external display connected, the EMC clock
will not be reduced.
BUG 828306
Original-Change-Id: I6fb62ce6baf3380737c76b71f16e38ad6465a667
Reviewed-on: http://git-master/r/37106
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
Rebase-Id: Re2b2c8b1a57c2a04b61c338b0b50e41d8c11ad65
|
|
Bug 829327
Original-Change-Id: If17ec2aafccdfad1834f3fc914398cbd3babba01
Reviewed-on: http://git-master/r/36818
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
Rebase-Id: R32a6361714d6352fe1ae938ac11dc0ea6eca07ce
|
|
tegra_dc_hdmi_equal doesn't check pixclock and some devices doesn't
support 148.5Mhz pixclock which is needed for 1080p@60. However,
adding 1080p@30 to the supported hdmi mode array makes
tegra_dc_hdmi_equal to retun 1080p@60. Therefore, this commit adds
max pixclock check to distinguish modes with different pixclock
Bug: 815409
Original-Change-Id: Ifbf07929e3c7a92172856518a55e9d4a04f0b943
Reviewed-on: http://git-master/r/32511
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
Rebase-Id: R5b3c53a840ea0855d4298d92ec8db696a0c2f40e
|
|
Don't give write permission for Group for sysfs:
stats_enable, enable and smart dimmer attributes.
Bug 840409
Original-Change-Id: Ic51e2a831c7bffed055d5120e684022ff64736c8
Signed-off-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-on: http://git-master/r/36994
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
Rebase-Id: R235fd834aaf57f9205e83335a3aab327d0848587
|
|
Original-Change-Id: Ia631f7bae013f378c36fe05c665ef178bef12a46
Reviewed-on: http://git-master/r/31904
Reviewed-by: Kevin Huang <kevinh@nvidia.com>
Tested-by: Kevin Huang <kevinh@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
Reviewed-by: Animesh Kishore <ankishore@nvidia.com>
Rebase-Id: R5b5d821365fce376a19a5527c5a9ecc9d2bfbb14
|
|
HDMI connect/disconnect will not affect the suspended device.
bug 835157
Signed-off-by: Sanjay Singh Rawat <srawat@nvidia.com>
Reviewed-on: http://git-master/r/37174
(cherry picked from commit 31f69bbe2e832a7dfa7678bb965b3461f421e0f5)
Original-Change-Id: Id66cdfcc5435df5abfab54fff823968ae67465a8
Reviewed-on: http://git-master/r/38204
Tested-by: Sanjay Singh Rawat <srawat@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
Rebase-Id: R58dac5622778d03bee6d6e73ede3913c24569112
|
|
In nvmap_munmap(), remove_vm_area just remove the allocated memory
page information. It doesn't de-allocate vm_struct. kfree()
should be used to avoid memory leak in nvmap.
Bug: 833796
Original-Change-Id: Ibd0309c1ff323fb8110870ace27819f5a1e006ba
Reviewed-on: http://git-master/r/35638
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
Rebase-Id: R417df608c4a24667af81f328bfb65cf3389e19ae
|
|
hdcp worker could be in sleep during modeset.
The front part of the video could be lost because of it.
This change makes hdcp respond quickly to shorten the delay.
bug 826468
Reviewed-on: http://git-master/r/36215
(cherry picked from commit e856cedd18d60c3636b694f1fba612259abf7229)
Original-Change-Id: I1e907753e1d2eec8514bf5bc2f4166502c5477dc
Reviewed-on: http://git-master/r/37422
Tested-by: Seongho Joo <sjoo@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
Rebase-Id: R94af8a09f68427762618cac0a9f21f9b5fedbe6b
|
|
3D hardware workaround is needed for Tegra3 A01 only. With this patch, we
read run-time whether it should be enabled or not.
Workaround should be removed once A01's have been phased out.
Bug 786316
Original-Change-Id: Icd1b85b30a53c74d2e5c7a6df65a805d1fe5147c
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/32136
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Rebase-Id: R6053c07b62aea3c2710d0d2ad6b5647a9fcf486b
|