Age | Commit message (Collapse) | Author |
|
The clock control apis can be sleepable in tegra platform as
spi require frequency/voltage boosting.
Moving the clock controls api out of spin lock context.
bug 874841
Change-Id: Id93ee03673f1d3c97175b965d561ec32397db662
Reviewed-on: http://git-master/r/52617
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
|
|
The I2C driver incorrectly manipulated the 10-bit address of corresponding
slave devices when initiating protocol based transactions. This caused NACK
errors from the slave devices that only support 10-bit addressing. Fixed by
skipping address shifting when the slave devices support 10-bit addresses.
Bug 874193
Change-Id: Idf69e434fd7e68c22047474169f7c6a8145721e2
Reviewed-on: http://git-master/r/51866
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Error handling in the driver was not correctly done earlier. Changes
done are as follows:
- error returned stored in int data type instead of u8 or s8
- few places error was not checked, added the checks needed.
Change-Id: Ife6f70787b1aae51b9bafab1afafb65257013ca5
Reviewed-on: http://git-master/r/51855
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Tested-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-by: Joshua Primero <jprimero@nvidia.com>
Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Delay gain change by 1 frame. This will prevent sensor
applying new gain setting in the middle of the frame.
Bug 870349
Change-Id: Ib4e0e2fef99dcbf05a0656640af529e8f02c2a7d
Reviewed-on: http://git-master/r/52773
Reviewed-by: Krupal Divvela <kdivvela@nvidia.com>
Tested-by: Krupal Divvela <kdivvela@nvidia.com>
Tested-by: Frank Chen <frankc@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Bug 871094
Change-Id: I1b3bf7d4d50e08939c0ea9fc2e1c56fdc34d7323
Reviewed-on: http://git-master/r/52771
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Tested-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
This reverts commit 03e9285cdc365ce1fa21fff224372dd8e5d883bd.
bug 872490
Change-Id: I4f72a8cbecffeca3b83f9740432f0d408d745e46
Reviewed-on: http://git-master/r/52698
Reviewed-by: Luke Huang <lhuang@nvidia.com>
Tested-by: Luke Huang <lhuang@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Refactor nvhost_acm.c so that module specific code can be separated from
generic code:
* Module clock and power op descriptions added to channelmap table
* New module busy/idle interface added
* 3D clock scaling for Tegra3 moved behind the module busy/idle API
* 3D power off code moved to 3dctx where it belongs
* Module power on API removed as there were no users
* Get/Set rate moved to Tegra3 specific file
Bug 870791
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Change-Id: Ia27db32c606b7dd3f9acf0c7e43e4de80a9ef0b4
Reviewed-on: http://git-master/r/51275
Reviewed-by: Juha Tukkinen <jtukkinen@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
nvhost_module_rate() must turn clock on before querying its value.
Bug 873710
Change-Id: Idae811c6f7a27cbd0b9d701921fad36eaca1121e
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/52357
Reviewed-by: Juha Tukkinen <jtukkinen@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Adding remote wakeup support.
Bug 805906
Change-Id: I4e8637161abd1c5de90b0f856ad5c877e9433e42
Reviewed-on: http://git-master/r/52620
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
Tested-by: Venkat Moganty <vmoganty@nvidia.com>
Reviewed-by: Rakesh Bodla <rbodla@nvidia.com>
Tested-by: Rakesh Bodla <rbodla@nvidia.com>
Reviewed-by: Rama Kandhala <rkandhala@nvidia.com>
|
|
Settings in DIDIM driver are now phased in over a defined
number of steps in order to minimize the perception of changes
to the settings during runtime
Bug 840155
Change-Id: Icbafebd7f70445f9aad1c5819a1eb7e426410784
Reviewed-on: http://git-master/r/52495
Tested-by: Matt Wagner <mwagner@nvidia.com>
Reviewed-by: Jon Mayo <jmayo@nvidia.com>
|
|
Updated following into i2c driver:
(1) Because of race condition between isr and tx fifo fill,
duplicate data is being written. So added locking to make
Tx fifo fill as atomic.
(2) Removed unnessary synchronization between isr and init.
clock driver is making sure that any write operations will
be completed before disabling the driver clock.
Change-Id: Id68b238ec1b60b5b5c15a15930f36b39b33eeded
Reviewed-on: http://git-master/r/52549
Reviewed-by: Alok Chauhan <alokc@nvidia.com>
Tested-by: Alok Chauhan <alokc@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Add powergating for vi, csi and isp in tegra_camera
Bug 855758
Change-Id: Ibb026f71ea0623e0e8e21cb8c250f92728d0d60b
Reviewed-on: http://git-master/r/52099
Reviewed-by: Bhushan Rayrikar <brayrikar@nvidia.com>
Tested-by: Bhushan Rayrikar <brayrikar@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
Using the register caching for optimizing the update of pmu register
through i2c. In this way, the frequent read of pmu register is
avoided.
bug 870689
Change-Id: Ic6666d4c04d7a46236dae5cc42d3b0815606efef
Reviewed-on: http://git-master/r/52335
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
|
|
Removed the polling/PMC based method for the usb hotplug detection.
Bug 865094
Change-Id: Idad6eb4a25fc0c589b46f11d5d8a47a41b60f251
Reviewed-on: http://git-master/r/52284
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Set EPP default clock low.
Note that 2D default clock is already low.
bug: 790961
Change-Id: Ie104c961d45253f26beed7ad3885bfaf1427ecbc
Reviewed-on: http://git-master/r/52240
Tested-by: Mandar Potdar <mpotdar@nvidia.com>
Reviewed-by: Mohan Nimaje <mnimaje@nvidia.com>
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Avoiding the suspend of the system if the spi transfer is
in progress for current transfer queue.
bug 864987
Change-Id: Ifc16ce92b36d3b5700990ca686dd6a9858cd74ae
Reviewed-on: http://git-master/r/52037
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
|
|
Bug 873860
Change-Id: Ia29a74689c150fec782e91884bd4116bd89f253c
Reviewed-on: http://git-master/r/52135
Reviewed-by: Kevin Huang (Eng-SW) <kevinh@nvidia.com>
Tested-by: Kevin Huang (Eng-SW) <kevinh@nvidia.com>
Reviewed-by: Robert Morell <rmorell@nvidia.com>
|
|
Temporarily disable support since it appears the
modeset to 1080p takes longer than anticipated.
Re-enable once issue has been fixed.
Bug 869099
Change-Id: I4d596e33016a3723bca9bdb707cedd993a18f71b
Reviewed-on: http://git-master/r/51833
Tested-by: Dhiren Bhatia <dbhatia@nvidia.com>
Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com>
Reviewed-by: Kevin Huang (Eng-SW) <kevinh@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
|
|
ISP needs the vertical output size to be a little more
than the actual resolution. Change vertical size to
1088 for 1920x1080 mode.
Bug 870687
Change-Id: I0c90a9da48f9b5915f1af0f9dab2b6d090da050d
Reviewed-on: http://git-master/r/51682
Reviewed-by: Bhushan Rayrikar <brayrikar@nvidia.com>
Tested-by: Bhushan Rayrikar <brayrikar@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Shiva Dubey <sdubey@nvidia.com>
Reviewed-by: Charlie Huang <chahuang@nvidia.com>
Tested-by: Charlie Huang <chahuang@nvidia.com>
Reviewed-by: Frank Chen <frankc@nvidia.com>
Reviewed-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
Update card_present variable during resume by reading
card detect gpio value inorder to detect cards inserted
or removed during suspend
Bug 871234
Change-Id: I4e068d5ad595d58fa245d7ec1fb24973ffdd4aca
Reviewed-on: http://git-master/r/51778
Reviewed-by: Venkata Jagadish <vjagadish@nvidia.com>
Tested-by: Venkata Jagadish <vjagadish@nvidia.com>
Reviewed-by: Pavan Kunapuli <pkunapuli@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
|
|
To reduce i2c transaction, added struct max77663_register into
struct max77663_regulator. It includes cache value for each register,
so there is no need for i2c read after updating cache value
in preinit function.
Bug 849360
Change-Id: Ifeea34606dc22f9c04d44a6a783021fd9632477e
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/51526
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Optimizing the time require to change the voltage by using the
register caching.
bug 870689
Change-Id: I3a26bb53a0b717eb900545070de2ad846ab31598
Reviewed-on: http://git-master/r/51836
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Fixed that updating wrong value into cache value after i2c write
in the max77663_cache_write function.
Bug 849360
Change-Id: I81b60946036a1944dda72a10f8a2a7000f03e403
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/51517
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Set different hysteresis values for the EDP and throttling cases.
bug 862301
Change-Id: Ie5a8a02a2123ce5c681e4e59cac77fcf2cbc320e
Reviewed-on: http://git-master/r/51436
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Adding delays in set_voltage to stablize the voltage as per
voltage slew rate when changing the voltage.
bug 872382
Change-Id: I2e0d68a5b83b906912ca9e31db6b845ed8fd213e
Reviewed-on: http://git-master/r/51324
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
|
|
Corrected regulator handling of NCT1008
bug 869217
Change-Id: I2cf72abe7b5a14fbe03463bbd4105f0b0bac34d9
Reviewed-on: http://git-master/r/51296
Tested-by: Venu Byravarasu <vbyravarasu@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Added delay to make sure register is updated.
Bug 864005
Change-Id: I975e1243501ea8512bdb26fa14a46bf5919e994e
Reviewed-on: http://git-master/r/51086
Reviewed-by: Rakesh Bodla <rbodla@nvidia.com>
Tested-by: Rakesh Bodla <rbodla@nvidia.com>
Reviewed-by: Suresh Mangipudi <smangipudi@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Enable pd2vi_clk in case of Null sensor
Bug 870406
Change-Id: I29ab4e4d3d24a54b2eace84eeb8266582e53dd1f
Reviewed-on: http://git-master/r/50822
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Krupal Divvela <kdivvela@nvidia.com>
Reviewed-by: Prayas Mohanty <pmohanty@nvidia.com>
|
|
Change-Id: I40505c002c70a0c985889bba527f6ca9975fe66b
Reviewed-on: http://git-master/r/51026
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Tested-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Added 14ms delay for awaiting buffer update. So there is no need to
check update buffer flag bit on RTC_UPDATE1 register.
Bug 849360
Change-Id: I0b7434782a2338e3f0fdf6932d790ab7100a7c11
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/50987
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Address update for AVP OS
- 0x0ff00000 (last 1MB of IOVM)
- 0xeff00000 Tegra3 A01
Change-Id: I15305aadcc08f3deacb500ae04fd0983fe2e691a
Reviewed-on: http://git-master/r/50581
Tested-by: Gajanan Bhat <gbhat@nvidia.com>
Reviewed-by: Kaz Fukuoka <kfukuoka@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
|
|
This change supports PM313 with 19X12 panel.
The change uses PM313 in "Single input to Dual output" mode
Bug ID : 822980
Change-Id: Ibba1f116ea6e4b2626e451c66a39caca79055d0e
Reviewed-on: http://git-master/r/50215
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Increasing RX DMA buffer size to 16K.
Bug 819411
Change-Id: Ib2dbce9893544b6f798cf091a8a5df2fc4ecee5b
Reviewed-on: http://git-master/r/49810
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Bug 829327
Change-Id: I083aa6262ebdff133826089eaa9f773af5273fce
Reviewed-on: http://git-master/r/50871
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
some HDCP verification devices requires fast HDCP re-negotiation
after link verification failure. 1.75sec is too high to meet their
requirement
Bug 855002
Change-Id: I6f79606c20579d13ba504d2ff6d3ce6a01c7cbe9
Reviewed-on: http://git-master/r/44322
Reviewed-on: http://git-master/r/50794
Reviewed-by: Donghan Ryu <dryu@nvidia.com>
Tested-by: Donghan Ryu <dryu@nvidia.com>
Reviewed-by: Jon Mayo <jmayo@nvidia.com>
|
|
Debug code used to rely on being able to calculate the base address of a
pinned page by masking it. Now we always retrieve the physical address
from nvmap and find the correct command buffer using that.
Bug 840976
Change-Id: I6e370df47480c2968671194273bdd3c431afeb09
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/48105
Reviewed-by: Juha Tukkinen <jtukkinen@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
|
|
When disabling a display, also disable its windows. This forces
applications to resend windows on hotplug and resume or they will see a
blank screen.
Bug 871107
Change-Id: I647cbc27fa8ce34b18dd3fbd270f9b8569d7f506
Reviewed-on: http://git-master/r/50204
Tested-by: Jon Mayo <jmayo@nvidia.com>
Reviewed-by: Donghan Ryu <dryu@nvidia.com>
Reviewed-by: Jon Mayo <jmayo@nvidia.com>
Reviewed-by: Thomas Cherry <tcherry@nvidia.com>
|
|
Recommended LP freq for read and write is sometimes different.
Adding provision to use diff freq for read and write.
Bug 863030
Change-Id: I49e883754bbe1ce38418d8c6ce6548f9a65152d4
Reviewed-on: http://git-master/r/49197
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
The irq need to set as wake interrupt to wake from sleep
when interrupt receiving from MAX77663 PMU.
Bug 868996
Change-Id: I2081b7f7bee6a575b38d2e4408f1edce2fdc864e
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/50694
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Bug 829327
Change-Id: I1c250d5cfc8a501da4ccdc985169b48478ed87b8
Reviewed-on: http://git-master/r/50352
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
disable 3d clock scaling by default.
Change-Id: Iffbe99b1bc8438ab6fc8998d069ef81b1f701a38
Reviewed-on: http://git-master/r/50305
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Bug 855811
For smoothness and rate-limiting, it is useful to synchronize input
events to flip. This patch adds a fake input device that emits an event
on each vsync. This allows the Android input framework, which has
significant infrastructure to monitor input devices in particular, to be
notified of vsync events.
Because there is no input event type/code for this behavior, we use an
undocumented protocol of emitting a single MSC_RAW type event with
scan-code 1. We also do not register ourselves for any other
buttons/keys, which should prevent our device node from being confused
with other input types.
Change-Id: Id5297d2cef93eb53737942b43b2b09b82dee5f6f
Reviewed-on: http://git-master/r/48539
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
nvhost_module_add_client(), nvhost_module_remove_client() and
nvhost_module_set_rate() need locking when accessing the client list.
Bug 870328
Change-Id: Idbf8298ec213dca2829f48e9aafd4173806ea00b
Reviewed-on: http://git-master/r/50259
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Add ODM-programmable delay in DSI N-shot mode. The purpose is to
improvement power consumption for DIDIM for some cases (e.g. 30 fps
video playback).
Bug 867689
Change-Id: Ib5f1b08e720f3316fed3bd9c4311fce9e4f97286
Reviewed-on: http://git-master/r/49593
Reviewed-by: Kevin Huang (Eng-SW) <kevinh@nvidia.com>
Tested-by: Kevin Huang (Eng-SW) <kevinh@nvidia.com>
Reviewed-by: Matt Wagner <mwagner@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Reviewed-by: Jon Mayo <jmayo@nvidia.com>
|
|
Corrected the condition which checks whether phy
should be powered off or not, depending on the
status of port connection.
Bug 867985
Change-Id: Id5a348b996d9938ffd0830f6ea44e7cc320f0364
Reviewed-on: http://git-master/r/50501
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
In QVGA 120fps mode, i2c reset commands are done twice.
One in "mode_320x240" and one in common "mode_end" which
would be done for all the modes commonly. So removed QVGA
mode specific one.
Bug 868680
Change-Id: I434cd1e7a9dd1be112ce4640e5d9f5d85e7bbc67
Reviewed-on: http://git-master/r/50459
Tested-by: Krupal Divvela <kdivvela@nvidia.com>
Reviewed-by: Shantanu Nath <snath@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Patrick Shehane <pshehane@nvidia.com>
|
|
Adding Active-discharge option for SDx rails.
bug 859415
Change-Id: Ia4d3933b9dbf4a0ec646c586f99a7411d2a93371
Reviewed-on: http://git-master/r/50281
Tested-by: Harry Hong <hhong@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Enable auto calibration for sdmmc1 and sdmmc3
by default.
Bug 799568
Change-Id: I713884717713304c26a34f76467f9cd011c91606
Reviewed-on: http://git-master/r/49860
Tested-by: Pavan Kunapuli <pkunapuli@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
as of now usb accessory disables everything else
other than adb. enable rndis along with usb
accessory to enable tethering.
Bug 854919
Reviewed-on: http://git-master/r/#change,48411
(cherry-picked from I658d1d150977e38b707ba4024a9deff3b0439cdc)
Change-Id: Icf3a92378d0ecd6f579515d6d45f469b05780c6a
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/49771
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Synchronize shutdown with suspend, this is to prevent
race condition between shutdown and suspend
Bug 798849
Change-Id: I61cc2a03cef15d1656ad41bfefff446910210ffd
Reviewed-on: http://git-master/r/49013
Reviewed-by: Bo Yan <byan@nvidia.com>
Tested-by: Bo Yan <byan@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|