Age | Commit message (Collapse) | Author |
|
Adding api which provides the mechanism to getting charging status.
bug 872697
Reviewed-on: http://git-master/r/56625
(cherry picked from commit 4c271cf84923cd5ae9225f41a1a665b116cb974a)
Change-Id: Ibd88cbb568ac65f992a8142934017ed468268d72
Reviewed-on: http://git-master/r/57808
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
|
|
- enable gamma look-up hardware only when needed to save power
- add flags field to ioctl TEGRA_DC_EXT_SET_LUT for forward compatibility
Bug 868060
Change-Id: I690f8b8856e0b1acd6215907ca8bd78ecaf30b17
Reviewed-on: http://git-master/r/57736
Reviewed-by: David Schalig <dschalig@nvidia.com>
Tested-by: David Schalig <dschalig@nvidia.com>
Reviewed-by: Jon Mayo <jmayo@nvidia.com>
Reviewed-by: Robert Morell <rmorell@nvidia.com>
|
|
Hotplug on usb is supported when hotplug flag is set in platform data
Bug 869745
(cherry picked from commit I57ba0b18a2d4232b2df2074c91aff97c6e639e7d)
Reviewed-on: http://git-master/r/54588
Change-Id: I24e5ddf49cead14d3eebe30da0f92402015c95c7
Reviewed-on: http://git-master/r/57725
Tested-by: Artiste Hsu <chhsu@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
These ioctls provides interface to user space for
VDE/AVP/EMC clock rate anagement. This helps to save power.
Bug 876405
Change-Id: Ic36cd78bf78a3c04dac49dd4b3040542130bc855
Reviewed-on: http://git-master/r/54697
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
|
|
Bug: 862023
Change-Id: Ieb9247cef5feecf3e241d8980f9c4376cadf2965
Signed-off-by: Nikesh Oswal <noswal@nvidia.com>
Reviewed-on: http://git-master/r/55465
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Scott Peterson <speterson@nvidia.com>
|
|
Adding delays in set_voltage to stablize the voltage as per
voltage slew rate when changing the voltage.
bug 872382
Reviewed-on: http://git-master/r/51324
(cherry picked from commit 2aae0d2db5959b16ca73d53b4543e62ebc5c3c88)
Change-Id: Ia8ad81281dc78e121c7d701055235c490e731d09
Reviewed-on: http://git-master/r/55642
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
Adds ioctl TEGRA_DC_EXT_SET_LUT to dc_ext driver for setting
a DC window's color palette.
Bug 868060
Change-Id: I57ffcf3a3f91e76efd1c7f1f972b73c2edbaed82
Reviewed-on: http://git-master/r/56392
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
For board specific configuration, adding GPIO attributes such as push-pull,
pull-up, pull-down, direction, output level and alternate into platform data.
Bug 849360
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/54429
(cherry picked from commit 3c5148a04fbc50c3200efe8793b8850ca07e05c2)
Reviewed-on: http://git-master/r/55149
(cherry picked from commit c2b439c884808c8452fc32930b6bb5dd66c9c5b4)
Change-Id: I52f360e045358e01740cada440438864a8fc5fe4
Reviewed-on: http://git-master/r/56356
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Bug 849360
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/54428
(cherry picked from commit 6c06d12f10bc221cde89f5a1738b9f003796dd45)
Reviewed-on: http://git-master/r/55148
(cherry picked from commit 45466efa9c551cd2e5ee05d217a30a1c4342a7cd)
Change-Id: Iad256cf4d6e21e963987df04bd30a1f563ae1d12
Reviewed-on: http://git-master/r/56355
Tested-by: Jinyoung Park <jinyoungp@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Added some ioctl constants required for audio test framework use cases
like DAM mixing and APBIF channel validation
Change-Id: Icc536fbb2cfd28f89ac760cd67b24e5a46892d7d
Reviewed-on: http://git-master/r/56222
Tested-by: Rahul Mittal <rmittal@nvidia.com>
Reviewed-by: Scott Peterson <speterson@nvidia.com>
|
|
Enable pd2vi_clk in case of Null sensor
Bug 870406
Reviewed-on: http://git-master/r/50822
(cherry picked from commit 4eaca0ed7652aacf1bf56d1f7ad1ff1bd39c73a9)
Change-Id: Ie508e3addf4e757201bed9499dbba2887a8d423f
Reviewed-on: http://git-master/r/55199
Tested-by: Krupal Divvela <kdivvela@nvidia.com>
Reviewed-by: Prayas Mohanty <pmohanty@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Added EXPORT_SYMBOL to functions to be used by loadable kernel module
for audio test framework. Also added ioctl declarations for the same.
Change-Id: Id8a023c1d76fd031c042c7c663bb0e1df2d33b5c
Reviewed-on: http://git-master/r/52333
Tested-by: Rahul Mittal <rmittal@nvidia.com>
Reviewed-by: Vijay Mali <vmali@nvidia.com>
Reviewed-by: Scott Peterson <speterson@nvidia.com>
|
|
Conflicts:
arch/arm/mach-tegra/board-whistler.c
Change-Id: Ic40cbee9c7cd654268da02853c431d0bd69a5b6e
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
In struct tegra_camera_clk_info adding member flag.
This will create a same IOCTL number for TEGRA_CAMERA_IOCTL_CLK_SET_RATE
as of user space.
Bug 872674
Change-Id: I23c725a50bad429b27498662370698c6734f82d5
Signed-off-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-on: http://git-master/r/51762
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
(cherry picked from commit 20368beb29603300a351a443119b51df3bf3c7a4)
Change-Id: I80923ba6d7099eaec950fdc16f57e9005651dc7c
Original-Change-Id: I93f56ecb0dab049a6d4cc8e13907c45079c73c99
Reviewed-on: http://git-master/r/34670
Reviewed-by: Suresh Mangipudi <smangipudi@nvidia.com>
Tested-by: Suresh Mangipudi <smangipudi@nvidia.com>
Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
|
|
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
Adding Active-discharge option for SDx rails.
bug 859415
Original-Change-Id: Ia4d3933b9dbf4a0ec646c586f99a7411d2a93371
Reviewed-on: http://git-master/r/50281
Tested-by: Harry Hong <hhong@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Add support to query syncpoint ID assigned
to the AVP by nvhost driver.
Original-Change-Id: Id963e6c32f97e095da253de4b7d83ee8fa8d62a8
Reviewed-on: http://git-master/r/49702
Tested-by: Gajanan Bhat <gbhat@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Kaz Fukuoka <kfukuoka@nvidia.com>
Reviewed-by: Isaac Richards <irichards@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
|
|
This change implements the TEGRA_DC_EXT_CONTROL_GET_OUTPUT_EDID ioctl in
the dc_ext interface.
It first adds a way for the tegra dc EDID module to export EDID data
safely, without the risk of reading an incomplete or corrupted EDID in
the presence of hotplug, by moving the actual data to a substructure
with a lifetime maintained by a kref. Then, that support is plumbed
through the hdmi block (which is currently the only way to get at the
EDID) and out to userspace.
Signed-off-by: Robert Morell <rmorell@nvidia.com>
Bug 817119
Original-Change-Id: I78cd170e15322011b428cb71ffad2c0c3ea058ac
Reviewed-on: http://git-master/r/49127
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Add RTC driver for Maxim PMU MAX77663.
Bug 849360
Original-Change-Id: Ia7c910a852527f6a7bf5d2622cb1f76fd72222cd
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/49584
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Currently, dc_ext only takes a single nvmap memory ID per overlay, even
in the YUV case (the U and V planes are expected to be differentiated
using an offset from the beginning of the nvmap allocation).
This is problematic for some software flows, such as certain video
interlacing algorithms that will vary the luma plane while keeping the
chrome plane constant.
This change allows dc_ext clients to specify a different nvmap
allocation for each of the Y, U, and V planes. If a YUV surface is
used and no U or V plane allocation is specified, the old behavior is
preserved: the U and V offsets are assumed to be within the same
allocation as Y.
Note: this changes the behavior of the offset parameter: the old code
added offset to offset_u and offset_v when using it. The new code
treats all three offsets as relative to the beginning of the allocation.
It also fixes a bug in the code where offset was applied twice to the Y
plane. I believe this is safe because the presence of this bug means
that no existing clients are using offset != 0 (or if they are, they're
already broken).
Signed-off-by: Robert Morell <rmorell@nvidia.com>
Bug 850882
Original-Change-Id: I230e03db25baaae73a3bdc0d45a2aec162b87fa4
Reviewed-on: http://git-master/r/41471
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Conflicts:
arch/arm/mach-tegra/board-cardhu.c
arch/arm/mach-tegra/common.c
Change-Id: I5ef6e8095ff6bf68964ea14a1ad0673b0bbc2bdc
|
|
Added support for sub-zero temperatures
Original-Change-Id: Id35590ee4d058f35625088089623cc063f9a711a
Reviewed-on: http://git-master/r/48690
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Tested-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-by: Ramachandrudu Kandhala <rkandhala@nvidia.com>
Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com>
|
|
Adding battery-gauge driver for TPS8003x controller
bug 841080
Original-Change-Id: Id65c3de88e6893005a8d7590fc7273cd7c43a1b3
Reviewed-on: http://git-master/r/48428
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Syed Rafiuddin <srafiuddin@nvidia.com>
|
|
Adding battery charger driver for tps80031.
bug 841080
Original-Change-Id: Id5bd717f4784b9bb48b2c2cb0b1b16a8a85aa830
Reviewed-on: http://git-master/r/48361
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
Conflicts:
drivers/cpufreq/cpufreq_stats.c
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
Conflicts:
drivers/usb/class/cdc-acm.c
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
Adding support for delay configuration after setting the voltage
from platform data based on board behavior.
Also providing flag to enable the VBUS discharging though internal
pull down.
bug 853393
Change-Id: I27e7ae1eab9893241e775e17ec7b98afac71195b
Reviewed-on: http://git-master/r/41886
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Conflicts:
arch/arm/mach-tegra/board-cardhu.c
arch/arm/mach-tegra/board-enterprise-panel.c
arch/arm/mach-tegra/board-enterprise.c
arch/arm/mach-tegra/tegra_odm_fuses.c
drivers/video/tegra/dc/hdmi.c
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
In the current implementation, if pdata->max_current is not set or
AAT2870_CURRENT_0_45, it makes same result.
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Original-Change-Id: I8ba17e92b81cd0e5668e583da48eaa56a57a09cf
Reviewed-on: http://git-master/r/48138
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Adding charging rail ID for registering as regulator.
Original-Change-Id: I654f8d040be5387bc8d6949e0338db6d4fdd5ed4
Reviewed-on: http://git-master/r/48208
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Ramachandrudu Kandhala <rkandhala@nvidia.com>
|
|
Adding io mutex into I2C update function to prevent race condition
problem.
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Original-Change-Id: Ibff85a825a6716bfc88eea55704bbbcc565cf962
Reviewed-on: http://git-master/r/48136
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Adding slew rate and forced PWM mode for SD power rails.
Bug 849360
Original-Change-Id: Ie66074bd36e600f2f72ba04e2c04331a58dd6a5c
Signed-off-by: Jin Park <jinyoungp@nvidia.com>
Reviewed-on: http://git-master/r/47830
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Adding ricoh583 regulator driver to supprot RICOH 583 PMIC.
bug 822562
Original-Change-Id: Ie4b3aab91f2057965e2352f7a9509c651fb2ad0a
Reviewed-on: http://git-master/r/40319
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Adding core driver for the Powermanagement system device
RICOH 583.
bug 822562
Original-Change-Id: I8a21b42800bd9043f901689ed354618165c42534
Reviewed-on: http://git-master/r/40035
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Updated the tegra_i2c_platform_data to remove warnings.
bug 854305
Original-Change-Id: I21257dc7b78b6fe3a6d19c959f003f2cb13b10f1
Reviewed-on: http://git-master/r/47729
Reviewed-by: Alok Chauhan <alokc@nvidia.com>
Tested-by: Alok Chauhan <alokc@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
In this change, nvhost_cdma starts a timer (if a timeout is specified
in the userctx), for the buffer at the head of the sync_queue that has
not reached its syncpt threshold.
If the timeout fires, nvhost_cdma initiates a channel / module reset.
It then detects up to where in the sync_queue it stopped execution
(based on the current HW syncpt value).
For any remaining uncompleted buffers in the context, nvhost_cdma NOPs
the entry and CPU incrs the syncpt to where it should be had it completed.
If one of the sync_queue entries belongs to another context, it still
does the syncpt incrs for this context, but via the PB as a GATHER opcode,
At the end, CDMA is restarted, so buffers are refetched (either with
NOP slots, or GATHERs to incr syncpts). This appears as though the
buffer has completed (and the associated resources released).
For testing, debugfs entries have been added under /d/tegra_nvhost
force_timeout_val - set the timeout value, in ms
force_timeout_channel - channel ID, were timeouts checks occur
force_timeout_pid - process ID to set the userctx
The idea is to set the timeout_val, then the timeout_channel (e.g. for
3D, the channel ID is 1) and then the process ID, gotten from running
adb shell ps.
Bug 625545
Original-Change-Id: I659e9255f1105f3439ce23e9169a19739b83ea52
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/42655
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
This module lets subsystem authors prioritize ftrace events
by calling tracelevel_register(...). High priority traces
will be automatically enabled on boot. See tracelevel.h
for more details
Original-Change-Id: If03699e96c598bdcf93b9a9f73918ce7b0c750cb
Reviewed-on: http://git-master/r/40290
Reviewed-by: Alon Farchy <afarchy@nvidia.com>
Tested-by: Alon Farchy <afarchy@nvidia.com>
Reviewed-by: Daniel Willemsen <dwillemsen@nvidia.com>
Tested-by: Daniel Solomon <daniels@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Implementation to load the app ucode from driver
instead of each client instance maintaining copy
of common ucode.The driver will load and maintain
a single instance of the app ucode, but gives
ability to flag external ucode usage for every
submit call. The driver also caches both the os
and app ucode till driver is unloaded.
Original-Change-Id: I96ad3c039bf96c621774d41b3f838ea6fbe52ae9
Reviewed-on: http://git-master/r/45872
Tested-by: Gajanan Bhat <gbhat@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Kaz Fukuoka <kfukuoka@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Add IOCTL (OV5650_IOCTL_SET_BINNING) that user code
can access to registers which have 2x2 binning control
bits.
Bug 835589
Original-Change-Id: I07f8d3536fcdb92e8bae0af294d1a0f8523cefbc
Reviewed-on: http://git-master/r/43727
Tested-by: Changyeon Jo <cjo@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Updated arbitration lost recovery to accumulate i2c multiplexing.
bug 854305
Original-Change-Id: I3f669c507980df78fa443c84b304d337bbe6a6da
Reviewed-on: http://git-master/r/46630
Reviewed-by: Alok Chauhan <alokc@nvidia.com>
Reviewed-by: Bandi Krishna Chaitanya <bandik@nvidia.com>
Tested-by: Bandi Krishna Chaitanya <bandik@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
To prepare for kernel modularization, nvhost include files need to be
moved from mach-tegra/include to kernel/include. At the same time
user space specific part is split into nvhost_ioctl.h.
Bug 854182
Original-Change-Id: I3694a40d786028733310ecf5b59341282af571be
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/43211
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Setting the charging current limit through
the regulator for drawing the vbus current.
Bug 854993
Original-Change-Id: I4e1d3578de7f234f7fc9cd1af09fdd1d9dc227d9
Reviewed-on: http://git-master/r/46704
Reviewed-by: Suresh Mangipudi <smangipudi@nvidia.com>
Tested-by: Suresh Mangipudi <smangipudi@nvidia.com>
Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
|
|
This change adds a new tegra_dc_ext ioctl to allow userspace to query
whether a head is currently enabled or not. This is necessary for the X
server to be able to restore the outputs that were enabled before it was
started.
bug 818525
Original-Change-Id: I6d209894081312621f623a722cdd3fcb53553c61
Signed-off-by: Robert Morell <rmorell@nvidia.com>
Reviewed-by: Aaron Plattner <aplattner@nvidia.com>
Reviewed-by: Olof Johansson <olofj@chromium.org>
Reviewed-on: http://git-master/r/40530
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
This change adds support for userspace to query the syncpoint that
display autoincrements every vblank. This can be useful for
applications to time buffer submissions to throttle rendering and
prevent excessive host stalls.
bug 818525
Original-Change-Id: I050e4dcd08609da802f10eeec5b70da181b21717
Signed-off-by: Robert Morell <rmorell@nvidia.com>
Reviewed-on: http://git-master/r/40529
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
This change adds support for userspace to query which heads an output
may be bound to. Since our implementation currently hardcodes the head
to output mapping, we currently always fill in a single bit. However,
for future implementations we will be able to dynamically bind outputs
to heads.
bug 818525
Original-Change-Id: Ib0dead7748620a538c8f8d6ef548ca8b13a9c2b2
Signed-off-by: Robert Morell <rmorell@nvidia.com>
Reviewed-on: http://git-master/r/40528
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
This adds configurability of the per-window color space conversion
support in the Tegra display controller through the dc extension
interface. The CSC matrix defaults to its previously-hardcoded values,
but can be overridden by userspace.
bug 818525
Original-Change-Id: I00d8e48dd38a40e5b8c36d4624d31c834e5cd9de
Signed-off-by: Robert Morell <rmorell@nvidia.com>
Reviewed-on: http://git-master/r/40527
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
This change makes the input rect for Tegra windows be a 20.12
fixed-point number instead of an integer. This allows software to
specify sub-pixel precision.
bug 818525
Original-Change-Id: I130f63b68159ed896d1113ea537307997875ca40
Signed-off-by: Robert Morell <rmorell@nvidia.com>
Reviewed-on: http://git-master/r/40526
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|