blob: fc87c79183899ac2aa65ab1a78f4502a0884d2fa (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
Bindings for HyperBus Memory Controller (HBMC) on TI's K3 family of SoCs
Required properties:
- compatible : "ti,am654-hbmc" for AM654 SoC
- reg : Two entries:
First entry pointed to the register space of HBMC controller
Second entry pointing to the memory map region dedicated for
MMIO access to attached flash devices
- ranges : Address range allocated for each chipselect in the MMIO space
Optional properties:
- mux-controls : phandle to the multiplexer that controls selection of
HBMC vs OSPI. Mux state of 1 indicates HBMC is selected.
Example:
hbmc: hbmc@47034000 {
compatible = "ti,am654-hbmc";
reg = <0x0 0x47034000 0x0 0x100>,
<0x5 0x00000000 0x1 0x0000000>;
power-domains = <&k3_pds 55>;
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x5 0x00000000 0x4000000>, /* CS0 - 64MB */
<0x1 0x5 0x04000000 0x4000000>; /* CS1 - 64MB
/* Slave flash node */
flash@0 {
compatible = "cypress,hyperflash";
reg = <0x0 0x4000000>;
};
};
|