blob: 27fb5a4c182dfd6a56d834cd7981654e992d8687 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
Mixel LVDS PHY
This LVDS PHY supports two LVDS channels.
Required properties:
- compatible: must be "mixel,lvds-phy".
- reg: offset and length of the register block.
- #address-cells: number of address cells for the LVDS channel subnodes, must
be <1>.
- #size-cells: number of size cells for the LVDS channel subnodes, must be <0>.
- clocks: clock phandle and specifier pair.
- clock-names: string, clock input name, must be "phy".
- power-domains: phandle pointing to power domain.
The LVDS PHY device tree node should have the subnodes corresponding to the two
LVDS channels. These subnodes must contain the following properties:
- reg: the PHY ID.
- #phy-cells: see phy-bindings.txt in the same directory, must be <0>.
Example:
ldb1_phy: ldb_phy@56241000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "mixel,lvds-phy";
reg = <0x0 0x56241000 0x0 0x100>;
clocks = <&clk IMX8QM_LVDS0_PHY_CLK>;
clock-names = "phy";
power-domains = <&pd_lvds0>;
ldb1_phy1: port@0 {
reg = <0>;
#phy-cells = <0>;
};
ldb1_phy2: port@1 {
reg = <1>;
#phy-cells = <0>;
};
};
|
