1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
|
/*
* Copyright (C) 2010-2014 Freescale Semiconductor, Inc. All Rights Reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
*/
#include <linux/linkage.h>
#include <asm/hardware/cache-l2x0.h>
#include "hardware.h"
#define MX6Q_SRC_GPR1 0x20
#define MX6Q_SRC_GPR2 0x24
#define MX6Q_MMDC_MAPSR 0x404
#define MX6Q_MMDC_MPDGCTRL0 0x83c
#define MX6Q_GPC_IMR1 0x08
#define MX6Q_GPC_IMR2 0x0c
#define MX6Q_GPC_IMR3 0x10
#define MX6Q_GPC_IMR4 0x14
#define MX6Q_CCM_CCR 0x0
#define MX6Q_ANATOP_CORE 0x140
.align 3
.macro imx6sx_ddr_io_save
.endm
.macro imx6sx_ddr_io_restore
.endm
.macro imx6sx_ddr_io_set_lpm
.endm
.macro imx6sl_ddr_io_save
ldr r4, [r8, #0x30c] /* DRAM_DQM0 */
ldr r5, [r8, #0x310] /* DRAM_DQM1 */
ldr r6, [r8, #0x314] /* DRAM_DQM2 */
ldr r7, [r8, #0x318] /* DRAM_DQM3 */
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x5c4] /* GPR_B0DS */
ldr r5, [r8, #0x5cc] /* GPR_B1DS */
ldr r6, [r8, #0x5d4] /* GPR_B2DS */
ldr r7, [r8, #0x5d8] /* GPR_B3DS */
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x300] /* DRAM_CAS */
ldr r5, [r8, #0x31c] /* DRAM_RAS */
ldr r6, [r8, #0x338] /* DRAM_SDCLK_0 */
ldr r7, [r8, #0x5ac] /* GPR_ADDS*/
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x5b0] /* DDRMODE_CTL */
ldr r5, [r8, #0x5c0] /* DDRMODE */
ldr r6, [r8, #0x33c] /* DRAM_SODT0*/
ldr r7, [r8, #0x340] /* DRAM_SODT1*/
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x330] /* DRAM_SDCKE0 */
ldr r5, [r8, #0x334] /* DRAM_SDCKE1 */
ldr r6, [r8, #0x320] /* DRAM_RESET */
stmfd r10!, {r4-r6}
.endm
.macro imx6sl_ddr_io_restore
ldmea r10!, {r4-r7}
str r4, [r8, #0x30c] /* DRAM_DQM0 */
str r5, [r8, #0x310] /* DRAM_DQM1 */
str r6, [r8, #0x314] /* DRAM_DQM2 */
str r7, [r8, #0x318] /* DRAM_DQM3 */
ldmea r10!, {r4-r7}
str r4, [r8, #0x5c4] /* GPR_B0DS */
str r5, [r8, #0x5cc] /* GPR_B1DS */
str r6, [r8, #0x5d4] /* GPR_B2DS */
str r7, [r8, #0x5d8] /* GPR_B3DS */
ldmea r10!, {r4-r7}
str r4, [r8, #0x300] /* DRAM_CAS */
str r5, [r8, #0x31c] /* DRAM_RAS */
str r6, [r8, #0x338] /* DRAM_SDCLK_0 */
str r7, [r8, #0x5ac] /* GPR_ADDS*/
ldmea r10!, {r4-r7}
str r4, [r8, #0x5b0] /* DDRMODE_CTL */
str r5, [r8, #0x5c0] /* DDRMODE */
str r6, [r8, #0x33c] /* DRAM_SODT0*/
str r7, [r8, #0x340] /* DRAM_SODT1*/
ldmea r10!, {r4-r6}
str r4, [r8, #0x330] /* DRAM_SDCKE0 */
str r5, [r8, #0x334] /* DRAM_SDCKE1 */
str r6, [r8, #0x320] /* DRAM_RESET */
.endm
.macro imx6sl_ddr_io_set_lpm
mov r10, #0
str r10, [r8, #0x30c] /* DRAM_DQM0 */
str r10, [r8, #0x310] /* DRAM_DQM1 */
str r10, [r8, #0x314] /* DRAM_DQM2 */
str r10, [r8, #0x318] /* DRAM_DQM3 */
str r10, [r8, #0x5c4] /* GPR_B0DS */
str r10, [r8, #0x5cc] /* GPR_B1DS */
str r10, [r8, #0x5d4] /* GPR_B2DS */
str r10, [r8, #0x5d8] /* GPR_B3DS */
str r10, [r8, #0x300] /* DRAM_CAS */
str r10, [r8, #0x31c] /* DRAM_RAS */
str r10, [r8, #0x338] /* DRAM_SDCLK_0 */
str r10, [r8, #0x5ac] /* GPR_ADDS*/
str r10, [r8, #0x5b0] /* DDRMODE_CTL */
str r10, [r8, #0x5c0] /* DDRMODE */
str r10, [r8, #0x33c] /* DRAM_SODT0*/
str r10, [r8, #0x340] /* DRAM_SODT1*/
mov r10, #0x80000
str r10, [r8, #0x320] /* DRAM_RESET */
mov r10, #0x1000
str r10, [r8, #0x330] /* DRAM_SDCKE0 */
str r10, [r8, #0x334] /* DRAM_SDCKE1 */
.endm
.macro imx6dl_ddr_io_save
ldr r4, [r8, #0x470] /* DRAM_DQM0 */
ldr r5, [r8, #0x474] /* DRAM_DQM1 */
ldr r6, [r8, #0x478] /* DRAM_DQM2 */
ldr r7, [r8, #0x47c] /* DRAM_DQM3 */
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x480] /* DRAM_DQM4 */
ldr r5, [r8, #0x484] /* DRAM_DQM5 */
ldr r6, [r8, #0x488] /* DRAM_DQM6 */
ldr r7, [r8, #0x48c] /* DRAM_DQM7 */
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x464] /* DRAM_CAS */
ldr r5, [r8, #0x490] /* DRAM_RAS */
ldr r6, [r8, #0x4ac] /* DRAM_SDCLK_0 */
ldr r7, [r8, #0x4b0] /* DRAM_SDCLK_1 */
stmfd r10!, {r4-r7}
ldr r5, [r8, #0x750] /* DDRMODE_CTL */
ldr r6, [r8, #0x760] /* DDRMODE */
stmfd r10!, {r5-r6}
ldr r4, [r8, #0x4bc] /* DRAM_SDQS0 */
ldr r5, [r8, #0x4c0] /* DRAM_SDQS1 */
ldr r6, [r8, #0x4c4] /* DRAM_SDQS2 */
ldr r7, [r8, #0x4c8] /* DRAM_SDQS3 */
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x4cc] /* DRAM_SDQS4 */
ldr r5, [r8, #0x4d0] /* DRAM_SDQS5 */
ldr r6, [r8, #0x4d4] /* DRAM_SDQS6 */
ldr r7, [r8, #0x4d8] /* DRAM_SDQS7 */
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x764] /* GPR_B0DS */
ldr r5, [r8, #0x770] /* GPR_B1DS */
ldr r6, [r8, #0x778] /* GPR_B2DS */
ldr r7, [r8, #0x77c] /* GPR_B3DS */
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x780] /* GPR_B4DS */
ldr r5, [r8, #0x784] /* GPR_B5DS */
ldr r6, [r8, #0x78c] /* GPR_B6DS */
ldr r7, [r8, #0x748] /* GPR_B7DS */
stmfd r10!, {r4-r7}
ldr r5, [r8, #0x74c] /* GPR_ADDS*/
ldr r6, [r8, #0x4b4] /* DRAM_SODT0*/
ldr r7, [r8, #0x4b8] /* DRAM_SODT1*/
stmfd r10!, {r5-r7}
.endm
.macro imx6dl_ddr_io_restore
ldmea r10!, {r4-r7}
str r4, [r8, #0x470] /* DRAM_DQM0 */
str r5, [r8, #0x474] /* DRAM_DQM1 */
str r6, [r8, #0x478] /* DRAM_DQM2 */
str r7, [r8, #0x47c] /* DRAM_DQM3 */
ldmea r10!, {r4-r7}
str r4, [r8, #0x480] /* DRAM_DQM4 */
str r5, [r8, #0x484] /* DRAM_DQM5 */
str r6, [r8, #0x488] /* DRAM_DQM6 */
str r7, [r8, #0x48c] /* DRAM_DQM7 */
ldmea r10!, {r4-r7}
str r4, [r8, #0x464] /* DRAM_CAS */
str r5, [r8, #0x490] /* DRAM_RAS */
str r6, [r8, #0x4ac] /* DRAM_SDCLK_0 */
str r7, [r8, #0x4b0] /* DRAM_SDCLK_1 */
ldmea r10!, {r5-r6}
str r5, [r8, #0x750] /* DDRMODE_CTL */
str r6, [r8, #0x760] /* DDRMODE */
ldmea r10!, {r4-r7}
str r4, [r8, #0x4bc] /* DRAM_SDQS0 */
str r5, [r8, #0x4c0] /* DRAM_SDQS1 */
str r6, [r8, #0x4c4] /* DRAM_SDQS2 */
str r7, [r8, #0x4c8] /* DRAM_SDQS3 */
ldmea r10!, {r4-r7}
str r4, [r8, #0x4cc] /* DRAM_SDQS4 */
str r5, [r8, #0x4d0] /* DRAM_SDQS5 */
str r6, [r8, #0x4d4] /* DRAM_SDQS6 */
str r7, [r8, #0x4d8] /* DRAM_SDQS7 */
ldmea r10!, {r4-r7}
str r4, [r8, #0x764] /* GPR_B0DS */
str r5, [r8, #0x770] /* GPR_B1DS */
str r6, [r8, #0x778] /* GPR_B2DS */
str r7, [r8, #0x77c] /* GPR_B3DS */
ldmea r10!, {r4-r7}
str r4, [r8, #0x780] /* GPR_B4DS */
str r5, [r8, #0x784] /* GPR_B5DS */
str r6, [r8, #0x78c] /* GPR_B6DS */
str r7, [r8, #0x748] /* GPR_B7DS */
ldmea r10!, {r5-r7}
str r5, [r8, #0x74c] /* GPR_ADDS*/
str r6, [r8, #0x4b4] /* DRAM_SODT0*/
str r7, [r8, #0x4b8] /* DRAM_SODT1*/
.endm
.macro imx6dl_ddr_io_set_lpm
mov r10, #0
str r10, [r8, #0x470] /* DRAM_DQM0 */
str r10, [r8, #0x474] /* DRAM_DQM1 */
str r10, [r8, #0x478] /* DRAM_DQM2 */
str r10, [r8, #0x47c] /* DRAM_DQM3 */
str r10, [r8, #0x480] /* DRAM_DQM4 */
str r10, [r8, #0x484] /* DRAM_DQM5 */
str r10, [r8, #0x488] /* DRAM_DQM6 */
str r10, [r8, #0x48c] /* DRAM_DQM7 */
str r10, [r8, #0x464] /* DRAM_CAS */
str r10, [r8, #0x490] /* DRAM_RAS */
str r10, [r8, #0x4ac] /* DRAM_SDCLK_0 */
str r10, [r8, #0x4b0] /* DRAM_SDCLK_1 */
str r10, [r8, #0x750] /* DDRMODE_CTL */
str r10, [r8, #0x760] /* DDRMODE */
str r10, [r8, #0x4bc] /* DRAM_SDQS0 */
str r10, [r8, #0x4c0] /* DRAM_SDQS1 */
str r10, [r8, #0x4c4] /* DRAM_SDQS2 */
str r10, [r8, #0x4c8] /* DRAM_SDQS3 */
str r10, [r8, #0x4cc] /* DRAM_SDQS4 */
str r10, [r8, #0x4d0] /* DRAM_SDQS5 */
str r10, [r8, #0x4d4] /* DRAM_SDQS6 */
str r10, [r8, #0x4d8] /* DRAM_SDQS7 */
str r10, [r8, #0x764] /* GPR_B0DS */
str r10, [r8, #0x770] /* GPR_B1DS */
str r10, [r8, #0x778] /* GPR_B2DS */
str r10, [r8, #0x77c] /* GPR_B3DS */
str r10, [r8, #0x780] /* GPR_B4DS */
str r10, [r8, #0x784] /* GPR_B5DS */
str r10, [r8, #0x78c] /* GPR_B6DS */
str r10, [r8, #0x748] /* GPR_B7DS */
str r10, [r8, #0x74c] /* GPR_ADDS*/
str r10, [r8, #0x4b4] /* DRAM_SODT0*/
str r10, [r8, #0x4b8] /* DRAM_SODT1*/
.endm
.macro imx6dq_ddr_io_save
ldr r4, [r8, #0x5ac] /* DRAM_DQM0 */
ldr r5, [r8, #0x5b4] /* DRAM_DQM1 */
ldr r6, [r8, #0x528] /* DRAM_DQM2 */
ldr r7, [r8, #0x520] /* DRAM_DQM3 */
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x514] /* DRAM_DQM4 */
ldr r5, [r8, #0x510] /* DRAM_DQM5 */
ldr r6, [r8, #0x5bc] /* DRAM_DQM6 */
ldr r7, [r8, #0x5c4] /* DRAM_DQM7 */
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x56c] /* DRAM_CAS */
ldr r5, [r8, #0x578] /* DRAM_RAS */
ldr r6, [r8, #0x588] /* DRAM_SDCLK_0 */
ldr r7, [r8, #0x594] /* DRAM_SDCLK_1 */
stmfd r10!, {r4-r7}
ldr r5, [r8, #0x750] /* DDRMODE_CTL */
ldr r6, [r8, #0x774] /* DDRMODE */
stmfd r10!, {r5-r6}
ldr r4, [r8, #0x5a8] /* DRAM_SDQS0 */
ldr r5, [r8, #0x5b0] /* DRAM_SDQS1 */
ldr r6, [r8, #0x524] /* DRAM_SDQS2 */
ldr r7, [r8, #0x51c] /* DRAM_SDQS3 */
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x518] /* DRAM_SDQS4 */
ldr r5, [r8, #0x50c] /* DRAM_SDQS5 */
ldr r6, [r8, #0x5b8] /* DRAM_SDQS6 */
ldr r7, [r8, #0x5c0] /* DRAM_SDQS7 */
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x784] /* GPR_B0DS */
ldr r5, [r8, #0x788] /* GPR_B1DS */
ldr r6, [r8, #0x794] /* GPR_B2DS */
ldr r7, [r8, #0x79c] /* GPR_B3DS */
stmfd r10!, {r4-r7}
ldr r4, [r8, #0x7a0] /* GPR_B4DS */
ldr r5, [r8, #0x7a4] /* GPR_B5DS */
ldr r6, [r8, #0x7a8] /* GPR_B6DS */
ldr r7, [r8, #0x748] /* GPR_B7DS */
stmfd r10!, {r4-r7}
ldr r5, [r8, #0x74c] /* GPR_ADDS*/
ldr r6, [r8, #0x59c] /* DRAM_SODT0*/
ldr r7, [r8, #0x5a0] /* DRAM_SODT1*/
stmfd r10!, {r5-r7}
.endm
.macro imx6dq_ddr_io_restore
ldmea r10!, {r4-r7}
str r4, [r8, #0x5ac] /* DRAM_DQM0 */
str r5, [r8, #0x5b4] /* DRAM_DQM1 */
str r6, [r8, #0x528] /* DRAM_DQM2 */
str r7, [r8, #0x520] /* DRAM_DQM3 */
ldmea r10!, {r4-r7}
str r4, [r8, #0x514] /* DRAM_DQM4 */
str r5, [r8, #0x510] /* DRAM_DQM5 */
str r6, [r8, #0x5bc] /* DRAM_DQM6 */
str r7, [r8, #0x5c4] /* DRAM_DQM7 */
ldmea r10!, {r4-r7}
str r4, [r8, #0x56c] /* DRAM_CAS */
str r5, [r8, #0x578] /* DRAM_RAS */
str r6, [r8, #0x588] /* DRAM_SDCLK_0 */
str r7, [r8, #0x594] /* DRAM_SDCLK_1 */
ldmea r10!, {r5-r6}
str r5, [r8, #0x750] /* DDRMODE_CTL */
str r6, [r8, #0x774] /* DDRMODE */
ldmea r10!, {r4-r7}
str r4, [r8, #0x5a8] /* DRAM_SDQS0 */
str r5, [r8, #0x5b0] /* DRAM_SDQS1 */
str r6, [r8, #0x524] /* DRAM_SDQS2 */
str r7, [r8, #0x51c] /* DRAM_SDQS3 */
ldmea r10!, {r4-r7}
str r4, [r8, #0x518] /* DRAM_SDQS4 */
str r5, [r8, #0x50c] /* DRAM_SDQS5 */
str r6, [r8, #0x5b8] /* DRAM_SDQS6 */
str r7, [r8, #0x5c0] /* DRAM_SDQS7 */
ldmea r10!, {r4-r7}
str r4, [r8, #0x784] /* GPR_B0DS */
str r5, [r8, #0x788] /* GPR_B1DS */
str r6, [r8, #0x794] /* GPR_B2DS */
str r7, [r8, #0x79c] /* GPR_B3DS */
ldmea r10!, {r4-r7}
str r4, [r8, #0x7a0] /* GPR_B4DS */
str r5, [r8, #0x7a4] /* GPR_B5DS */
str r6, [r8, #0x7a8] /* GPR_B6DS */
str r7, [r8, #0x748] /* GPR_B7DS */
ldmea r10!, {r5-r7}
str r5, [r8, #0x74c] /* GPR_ADDS*/
str r6, [r8, #0x59c] /* DRAM_SODT0*/
str r7, [r8, #0x5a0] /* DRAM_SODT1*/
.endm
.macro imx6dq_ddr_io_set_lpm
mov r10, #0
str r10, [r8, #0x5ac] /* DRAM_DQM0 */
str r10, [r8, #0x5b4] /* DRAM_DQM1 */
str r10, [r8, #0x528] /* DRAM_DQM2 */
str r10, [r8, #0x520] /* DRAM_DQM3 */
str r10, [r8, #0x514] /* DRAM_DQM4 */
str r10, [r8, #0x510] /* DRAM_DQM5 */
str r10, [r8, #0x5bc] /* DRAM_DQM6 */
str r10, [r8, #0x5c4] /* DRAM_DQM7 */
str r10, [r8, #0x56c] /* DRAM_CAS */
str r10, [r8, #0x578] /* DRAM_RAS */
str r10, [r8, #0x588] /* DRAM_SDCLK_0 */
str r10, [r8, #0x594] /* DRAM_SDCLK_1 */
str r10, [r8, #0x750] /* DDRMODE_CTL */
str r10, [r8, #0x774] /* DDRMODE */
str r10, [r8, #0x5a8] /* DRAM_SDQS0 */
str r10, [r8, #0x5b0] /* DRAM_SDQS1 */
str r10, [r8, #0x524] /* DRAM_SDQS2 */
str r10, [r8, #0x51c] /* DRAM_SDQS3 */
str r10, [r8, #0x518] /* DRAM_SDQS4 */
str r10, [r8, #0x50c] /* DRAM_SDQS5 */
str r10, [r8, #0x5b8] /* DRAM_SDQS6 */
str r10, [r8, #0x5c0] /* DRAM_SDQS7 */
str r10, [r8, #0x784] /* GPR_B0DS */
str r10, [r8, #0x788] /* GPR_B1DS */
str r10, [r8, #0x794] /* GPR_B2DS */
str r10, [r8, #0x79c] /* GPR_B3DS */
str r10, [r8, #0x7a0] /* GPR_B4DS */
str r10, [r8, #0x7a4] /* GPR_B5DS */
str r10, [r8, #0x7a8] /* GPR_B6DS */
str r10, [r8, #0x748] /* GPR_B7DS */
str r10, [r8, #0x74c] /* GPR_ADDS*/
str r10, [r8, #0x59c] /* DRAM_SODT0*/
str r10, [r8, #0x5a0] /* DRAM_SODT1*/
.endm
.macro sync_l2_cache
/* sync L2 cache to drain L2's buffers to DRAM. */
#ifdef CONFIG_CACHE_L2X0
ldr r8, =IMX_IO_P2V(MX6Q_L2_BASE_ADDR)
mov r5, #0x0
str r5, [r8, #L2X0_CACHE_SYNC]
1:
ldr r5, [r8, #L2X0_CACHE_SYNC]
ands r5, r5, #0x1
bne 1b
#endif
.endm
ENTRY(imx6_suspend)
/*
* counting the resume address in iram
* to set it in SRC register.
*/
ldr r4, =imx6_suspend
ldr r5, =resume
sub r5, r5, r4
add r9, r1, r5
/*
* make sure TLB contain the addr we want,
* as we will access after DDR IO floated.
*/
ldr r8, =IMX_IO_P2V(MX6Q_ANATOP_BASE_ADDR)
ldr r7, [r8, #MX6Q_ANATOP_CORE]
ldr r8, =IMX_IO_P2V(MX6Q_CCM_BASE_ADDR)
ldr r7, [r8, #0x0]
ldr r8, =IMX_IO_P2V(MX6Q_GPC_BASE_ADDR)
ldr r7, [r8, #0x0]
/* use r8 to store the IO address */
ldr r8, =IMX_IO_P2V(MX6Q_SRC_BASE_ADDR)
/*
* read previous resume address from SRC
* register, which is v7_cpu_resume, this
* is for the jump when we finish DDR IO
* restore.
*/
ldr r5, [r8, #MX6Q_SRC_GPR1]
add r10, r0, #MX6_SUSPEND_IRAM_SIZE
stmfd r10!, {r5}
/* save cpu type */
stmfd r10!, {r2}
str r9, [r8, #MX6Q_SRC_GPR1]
add r3, r1, #MX6_SUSPEND_IRAM_SIZE
str r3, [r8, #MX6Q_SRC_GPR2]
ldr r8, =IMX_IO_P2V(MX6Q_IOMUXC_BASE_ADDR)
cmp r2, #MXC_CPU_IMX6Q
bne dl_io_dsm_save
imx6dq_ddr_io_save
b ddr_io_save_dsm_done
dl_io_dsm_save:
cmp r2, #MXC_CPU_IMX6DL
bne sl_io_save
imx6dl_ddr_io_save
b ddr_io_save_dsm_done
sl_io_save:
cmp r2, #MXC_CPU_IMX6SL
bne sx_io_save
imx6sl_ddr_io_save
b ddr_io_save_dsm_done
sx_io_save:
imx6sx_ddr_io_save
ddr_io_save_dsm_done:
/* need to sync L2 cache before DSM. */
sync_l2_cache
/*
* To ensure no page table walks occur in DDR, we
* have a another page table stored in IRAM that only
* contains entries pointing to IRAM, AIPS1 and AIPS2.
* We need to set the TTBR1 to the new IRAM TLB.
* Do the following steps:
* 1. Flush the Branch Target Address Cache (BTAC)
* 2. Set TTBR1 to point to IRAM page table.
* 3. Disable page table walks in TTBR0 (PD0 = 1)
* 4. Set TTBR0.N=1, implying 0-2G is translated by TTBR0
* and 2-4G is translated by TTBR1.
*/
/* Flush the BTAC. */
ldr r6, =0x0
mcr p15, 0, r6, c7, c1, 6
ldr r6, =iram_tlb_phys_addr
ldr r6, [r6]
dsb
isb
/* Store the IRAM table in TTBR1 */
mcr p15, 0, r6, c2, c0, 1
/* Read TTBCR and set PD0=1, N = 1 */
mrc p15, 0, r6, c2, c0, 2
orr r6, r6, #0x11
mcr p15, 0, r6, c2, c0, 2
dsb
isb
/* flush the TLB */
ldr r6, =0x0
mcr p15, 0, r6, c8, c3, 0
ldr r8, =IMX_IO_P2V(MX6Q_MMDC_P0_BASE_ADDR)
/*
* put DDR explicitly into self-refresh and
* disable Automatic power savings.
*/
ldr r7, [r8, #MX6Q_MMDC_MAPSR]
orr r7, r7, #0x01
str r7, [r8, #MX6Q_MMDC_MAPSR]
/* make the DDR explicitly enter self-refresh. */
ldr r7, [r8, #MX6Q_MMDC_MAPSR]
orr r7, r7, #(1 << 21)
str r7, [r8, #MX6Q_MMDC_MAPSR]
poll_dvfs_set_1:
ldr r7, [r8, #0x404]
ands r7, r7, #(1 << 25)
beq poll_dvfs_set_1
ldr r8, =IMX_IO_P2V(MX6Q_IOMUXC_BASE_ADDR)
cmp r2, #MXC_CPU_IMX6Q
bne dl_io_dsm_set_lpm
imx6dq_ddr_io_set_lpm
b ddr_io_set_lpm_dsm_done
dl_io_dsm_set_lpm:
cmp r2, #MXC_CPU_IMX6DL
bne sl_io_dsm_set_lpm
imx6dl_ddr_io_set_lpm
b ddr_io_set_lpm_dsm_done
sl_io_dsm_set_lpm:
cmp r2, #MXC_CPU_IMX6SL
bne sx_io_dsm_set_lpm
imx6sl_ddr_io_set_lpm
b ddr_io_set_lpm_dsm_done
sx_io_dsm_set_lpm:
imx6sx_ddr_io_set_lpm
ddr_io_set_lpm_dsm_done:
/*
* mask all GPC interrupts before
* enabling the RBC counters to
* avoid the counter starting too
* early if an interupt is already
* pending.
*/
ldr r8, =IMX_IO_P2V(MX6Q_CCM_BASE_ADDR)
/* save CCM base in r9 */
mov r9, r8
ldr r8, =IMX_IO_P2V(MX6Q_GPC_BASE_ADDR)
ldr r4, [r8, #MX6Q_GPC_IMR1]
ldr r5, [r8, #MX6Q_GPC_IMR2]
ldr r6, [r8, #MX6Q_GPC_IMR3]
ldr r7, [r8, #MX6Q_GPC_IMR4]
ldr r3, =0xffffffff
str r3, [r8, #MX6Q_GPC_IMR1]
str r3, [r8, #MX6Q_GPC_IMR2]
str r3, [r8, #MX6Q_GPC_IMR3]
str r3, [r8, #MX6Q_GPC_IMR4]
/*
* enable the RBC bypass counter here
* to hold off the interrupts. RBC counter
* = 32 (1ms), Minimum RBC delay should be
* 400us for the analog LDOs to power down.
*/
ldr r3, [r9, #MX6Q_CCM_CCR]
bic r3, r3, #(0x3f << 21)
orr r3, r3, #(0x20 << 21)
str r3, [r9, #MX6Q_CCM_CCR]
/* enable the counter. */
ldr r3, [r9, #MX6Q_CCM_CCR]
orr r3, r3, #(0x1 << 27)
str r3, [r9, #MX6Q_CCM_CCR]
/* unmask all the GPC interrupts. */
str r4, [r8, #MX6Q_GPC_IMR1]
str r5, [r8, #MX6Q_GPC_IMR2]
str r6, [r8, #MX6Q_GPC_IMR3]
str r7, [r8, #MX6Q_GPC_IMR4]
/*
* now delay for a short while (3usec)
* ARM is at 1GHz at this point
* so a short loop should be enough.
* this delay is required to ensure that
* the RBC counter can start counting in
* case an interrupt is already pending
* or in case an interrupt arrives just
* as ARM is about to assert DSM_request.
*/
ldr r4, =2000
rbc_loop:
sub r4, r4, #0x1
cmp r4, #0x0
bne rbc_loop
/*
* if internal ldo(VDDARM) bypassed,analog bypass
* it for DSM(0x1e) and restore it when resume(0x1f).
*/
ldr r8, =IMX_IO_P2V(MX6Q_ANATOP_BASE_ADDR)
ldr r7, [r8, #MX6Q_ANATOP_CORE]
and r7, r7, #0x1f
cmp r7, #0x1f
bne ldo_check_done1
ldo_analog_bypass:
ldr r7, [r8, #MX6Q_ANATOP_CORE]
bic r7, r7, #0x1f
orr r7, r7, #0x1e
str r7, [r8, #MX6Q_ANATOP_CORE]
ldo_check_done1:
/* Zzz, enter stop mode */
wfi
nop
nop
nop
nop
/*
* run to here means there is pending
* wakeup source, system should auto
* resume, we need to restore DDR IO first
*/
/* restore it with 0x1f if use ldo bypass mode.*/
ldr r8, =IMX_IO_P2V(MX6Q_ANATOP_BASE_ADDR)
ldr r7, [r8, #MX6Q_ANATOP_CORE]
and r7, r7, #0x1f
cmp r7, #0x1e
bne ldo_check_done2
ldo_bypass_restore:
ldr r7, [r8, #MX6Q_ANATOP_CORE]
orr r7, r7, #0x1f
str r7, [r8, #MX6Q_ANATOP_CORE]
ldo_check_done2:
add r10, r0, #MX6_SUSPEND_IRAM_SIZE
/* skip the lr saved in iram */
sub r10, r10, #0x4
/* skip the cpu type saved in iram */
sub r10, r10, #0x4
ldr r8, =IMX_IO_P2V(MX6Q_IOMUXC_BASE_ADDR)
cmp r2, #MXC_CPU_IMX6Q
bne dl_io_restore
imx6dq_ddr_io_restore
b ddr_io_restore_done
dl_io_restore:
cmp r2, #MXC_CPU_IMX6DL
bne sl_io_restore
imx6dl_ddr_io_restore
b ddr_io_restore_done
sl_io_restore:
cmp r2, #MXC_CPU_IMX6SL
bne sx_io_restore
imx6sl_ddr_io_restore
ldr r8, =IMX_IO_P2V(MX6Q_MMDC_P0_BASE_ADDR)
/* reset read FIFO, RST_RD_FIFO */
ldr r7, =MX6Q_MMDC_MPDGCTRL0
ldr r6, [r8, r7]
orr r6, r6, #(1 << 31)
str r6, [r8, r7]
fifo_reset1_wait:
ldr r6, [r8, r7]
and r6, r6, #(1 << 31)
cmp r6, #0
bne fifo_reset1_wait
/* reset FIFO a second time */
ldr r6, [r8, r7]
orr r6, r6, #(1 << 31)
str r6, [r8, r7]
fifo_reset2_wait:
ldr r6, [r8, r7]
and r6, r6, #(1 << 31)
cmp r6, #0
bne fifo_reset2_wait
b ddr_io_restore_done
sx_io_restore:
imx6sx_ddr_io_restore
ddr_io_restore_done:
ldr r8, =IMX_IO_P2V(MX6Q_MMDC_P0_BASE_ADDR)
/* let DDR out of self-refresh. */
ldr r7, [r8, #MX6Q_MMDC_MAPSR]
bic r7, r7, #(1 << 21)
str r7, [r8, #MX6Q_MMDC_MAPSR]
poll_dvfs_clear_2:
ldr r7, [r8, #MX6Q_MMDC_MAPSR]
ands r7, r7, #(1 << 25)
bne poll_dvfs_clear_2
/* enable DDR auto power saving */
ldr r7, [r8, #MX6Q_MMDC_MAPSR]
bic r7, r7, #0x1
str r7, [r8, #MX6Q_MMDC_MAPSR]
/* Restore TTBCR */
dsb
isb
/* Read TTBCR and set PD0=0, N = 0 */
mrc p15, 0, r6, c2, c0, 2
bic r6, r6, #0x11
mcr p15, 0, r6, c2, c0, 2
dsb
isb
/* flush the TLB */
ldr r6, =0x0
mcr p15, 0, r6, c8, c3, 0
/* return to suspend finish */
mov pc, lr
resume:
/* invalidate L1 I-cache first */
mov r1, #0x0
mcr p15, 0, r1, c7, c5, 0
mcr p15, 0, r1, c7, c5, 0
mcr p15, 0, r1, c7, c5, 6
/* enable the Icache and branch prediction */
mov r1, #0x1800
mcr p15, 0, r1, c1, c0, 0
isb
/* restore it with 0x1f if use ldo bypass mode.*/
ldr r8, =MX6Q_ANATOP_BASE_ADDR
ldr r7, [r8, #MX6Q_ANATOP_CORE]
and r7, r7, #0x1f
cmp r7, #0x1e
bne ldo_check_done3
ldr r7, [r8, #MX6Q_ANATOP_CORE]
orr r7, r7, #0x1f
str r7, [r8, #MX6Q_ANATOP_CORE]
ldo_check_done3:
ldr r5, =MX6Q_SRC_BASE_ADDR
ldr r10, [r5, #MX6Q_SRC_GPR2]
ldmea r10!, {lr}
/* get cpu tpye */
ldmea r10!, {r2}
/* clear core0's entry and parameter */
ldr r8, =MX6Q_SRC_BASE_ADDR
mov r7, #0
str r7, [r8, #MX6Q_SRC_GPR1]
str r7, [r8, #MX6Q_SRC_GPR2]
ldr r8, =MX6Q_IOMUXC_BASE_ADDR
cmp r2, #MXC_CPU_IMX6Q
bne dl_io_dsm_restore
imx6dq_ddr_io_restore
b ddr_io_restore_dsm_done
dl_io_dsm_restore:
cmp r2, #MXC_CPU_IMX6DL
bne sl_io_dsm_restore
imx6dl_ddr_io_restore
b ddr_io_restore_dsm_done
sl_io_dsm_restore:
cmp r2, #MXC_CPU_IMX6SL
bne sx_io_dsm_restore
imx6sl_ddr_io_restore
ldr r8, =MX6Q_MMDC_P0_BASE_ADDR
/* reset read FIFO, RST_RD_FIFO */
ldr r7, =MX6Q_MMDC_MPDGCTRL0
ldr r6, [r8, r7]
orr r6, r6, #(1 << 31)
str r6, [r8, r7]
dsm_fifo_reset1_wait:
ldr r6, [r8, r7]
and r6, r6, #(1 << 31)
cmp r6, #0
bne dsm_fifo_reset1_wait
/* reset FIFO a second time */
ldr r6, [r8, r7]
orr r6, r6, #(1 << 31)
str r6, [r8, r7]
dsm_fifo_reset2_wait:
ldr r6, [r8, r7]
and r6, r6, #(1 << 31)
cmp r6, #0
bne dsm_fifo_reset2_wait
b ddr_io_restore_dsm_done
sx_io_dsm_restore:
imx6sx_ddr_io_restore
ddr_io_restore_dsm_done:
ldr r8, =MX6Q_MMDC_P0_BASE_ADDR
/* let DDR out of self-refresh */
ldr r7, [r8, #MX6Q_MMDC_MAPSR]
bic r7, r7, #(1 << 21)
str r7, [r8, #MX6Q_MMDC_MAPSR]
poll_dvfs_clear_1:
ldr r7, [r8, #MX6Q_MMDC_MAPSR]
ands r7, r7, #(1 << 25)
bne poll_dvfs_clear_1
/* enable DDR auto power saving */
ldr r7, [r8, #MX6Q_MMDC_MAPSR]
bic r7, r7, #0x1
str r7, [r8, #MX6Q_MMDC_MAPSR]
mov pc, lr
|