summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/audio_switch.c
blob: 900d98e9b59231a3f2e84b5f6f32354f1740b599 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
/*
 * arch/arm/mach-tegra/audio_switch.c
 *
 * Copyright (c) 2010-2011, NVIDIA Corporation.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */

#include <linux/kernel.h>
#include <linux/err.h>
#include <linux/module.h>
#include <linux/slab.h>
#include <linux/clk.h>
#include "clock.h"
#include <asm/io.h>
#include <mach/iomap.h>
#include <mach/audio.h>
#include <mach/audio_switch.h>

#define TEGRA_AUDIO_CLUSTER_OFFSET  0x0000
#define TEGRA_AUDIO_SWITCH_OFFSET   0x0200

#define NR_APBIF_CHANNELS 4

#define check_apbif_ifc(n, ...) if ((n) > NR_APBIF_CHANNELS) {	\
	pr_err("%s: invalid interface %d\n", __func__, (n));	\
	return __VA_ARGS__;						\
}

/*
* Audiocif Ctrl
*/
#define AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT	28
#define AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK\
		(0xf << AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT)

#define AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT	24
#define AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK\
		(7 << AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT)

#define AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT	16
#define AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK\
		(7 << AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT)

#define AUDIOCIF_CTRL_AUDIO_BITS_SHIFT		12
#define AUDIOCIF_CTRL_AUDIO_BITS_MASK\
		(7 << AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)

#define AUDIOCIF_CTRL_CLIENT_BITS_SHIFT		8
#define AUDIOCIF_CTRL_CLIENT_BITS_MASK\
		(7 << AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)


#define AUDIOCIF_CTRL_EXPAND_SHIFT	6
#define AUDIOCIF_CTRL_EXPAND_MASK\
		(3 << AUDIOCIF_CTRL_EXPAND_SHIFT)


#define AUDIOCIF_CTRL_STEREO_CONV_SHIFT		4
#define AUDIOCIF_CTRL_STEREO_CONV_MASK\
		(3 << AUDIOCIF_CTRL_STEREO_CONV_SHIFT)


#define AUDIOCIF_CTRL_REPLICATE_SHIFT		3
#define AUDIOCIF_CTRL_REPLICATE_MASK\
		(1 << AUDIOCIF_CTRL_REPLICATE_SHIFT)

#define AUDIOCIF_CTRL_DIRECTION_SHIFT		2
#define AUDIOCIF_CTRL_DIRECTION_TXCIF\
		(0 << AUDIOCIF_CTRL_DIRECTION_SHIFT)
#define AUDIOCIF_CTRL_DIRECTION_RXCIF\
		(1 << AUDIOCIF_CTRL_DIRECTION_SHIFT)

#define AUDIOCIF_CTRL_TRUNCATE_SHIFT		1
#define AUDIOCIF_CTRL_TRUNCATE_MASK\
		(1 << AUDIOCIF_CTRL_TRUNCATE_SHIFT)

#define AUDIOCIF_CTRL_MONO_CONV_SHIFT		0
#define AUDIOCIF_CTRL_MONO_CONV_MASK\
		(1 << AUDIOCIF_CTRL_MONO_CONV_SHIFT)

/* Offsets from AudioSwitch base */
#define AUDIO_APBIF_RX_OFFSET	0x4

/*
 * APBIF REGSITER OFFSETS
 */
#define APBIF_CHANNEL0_CTRL_0			0x0
#define APBIF_CHANNEL0_CLEAR_0			0x4
#define APBIF_CHANNEL0_STATUS_0			0x08
#define APBIF_CHANNEL0_TXFIFO_0			0x0c
#define APBIF_CHANNEL0_RXFIFO_0			0x10
#define APBIF_AUDIOCIF_TX0_CTRL_0		0x14
#define APBIF_AUDIOCIF_RX0_CTRL_0		0x18
#define APBIF_CHANNEL1_CTRL_0			0x20
#define APBIF_CHANNEL1_CLEAR_0			0x24
#define APBIF_CHANNEL1_STATUS_0			0x28
#define APBIF_CHANNEL1_TXFIFO_0			0x2c
#define APBIF_CHANNEL1_RXFIFO_0			0x30
#define APBIF_AUDIOCIF_TX1_CTRL_0		0x34
#define APBIF_AUDIOCIF_RX1_CTRL_0		0x38
#define APBIF_CHANNEL2_CTRL_0			0x40
#define APBIF_CHANNEL2_CLEAR_0			0x44
#define APBIF_CHANNEL2_STATUS_0			0x48
#define APBIF_CHANNEL2_TXFIFO_0			0x4c
#define APBIF_CHANNEL2_RXFIFO_0			0x50
#define APBIF_AUDIOCIF_TX2_CTRL_0		0x54
#define APBIF_AUDIOCIF_RX2_CTRL_0		0x58
#define APBIF_CHANNEL3_CTRL_0			0x60
#define APBIF_CHANNEL3_CLEAR_0			0x64
#define APBIF_CHANNEL3_STATUS_0			0x68
#define APBIF_CHANNEL3_TXFIFO_0			0x6c
#define APBIF_CHANNEL3_RXFIFO_0			0x70
#define APBIF_AUDIOCIF_TX3_CTRL_0		0x74
#define APBIF_AUDIOCIF_RX3_CTRL_0		0x78
#define APBIF_CONFIG_LINK_CTRL_0		0x80
#define APBIF_MISC_CTRL_0			0x84
#define APBIF_APBDMA_LIVE_STATUS_0		0x88
#define APBIF_I2S_LIVE_STATUS_0			0x8c
#define APBIF_DAM0_LIVE_STATUS_0		0x90
#define APBIF_DAM1_LIVE_STATUS_0		0x98
#define APBIF_DAM2_LIVE_STATUS_0		0xa0
#define APBIF_SPDIF_LIVE_STATUS_0		0xa8
#define APBIF_I2S_INT_MASK_0			0xb0
#define APBIF_DAM_INT_MASK_0			0xb4
#define APBIF_SPDIF_INT_MASK_0			0xbc
#define APBIF_APBIF_INT_MASK_0			0xc0
#define APBIF_I2S_INT_STATUS_0			0xc8
#define APBIF_DAM_INT_STATUS_0			0xcc
#define APBIF_SPDIF_INT_STATUS_0		0xd4
#define APBIF_APBIF_INT_STATUS_0		0xd8
#define APBIF_I2S_INT_SOURCE_0			0xe0
#define APBIF_DAM_INT_SOURCE_0			0xe4
#define APBIF_SPDIF_INT_SOURCE_0		0xec
#define APBIF_APBIF_INT_SOURCE_0		0xf0
#define APBIF_I2S_INT_SET_0			0xf8
#define APBIF_DAM_INT_SET_0			0xfc
#define APBIF_SPDIF_INT_SET_0			0x100
#define APBIF_APBIF_INT_SET_0			0x104

#define APBIF_CHANNEL_MAXINDEX	\
	((APBIF_CHANNEL1_CTRL_0 - APBIF_CHANNEL0_CTRL_0) >> 2)
/*
* APBIF Channel Control
* Generic for all 4 apbif channels
*/

#define APBIF_CH_CTRL_TX_ENABLE		(1<<31)
#define APBIF_CH_CTRL_RX_ENABLE		(1<<30)
#define APBIF_CH_CTRL_LOOPBACK		(1<<29)

#define APBIF_CH_CTRL_THRESHOLD_LIMIT		0xff
#define APBIF_CH_CTRL_TX_THRESHOLD_SHIFT	16
#define APBIF_CH_CTRL_TX_THRESHOLD_MASK\
	(APBIF_CH_CTRL_THRESHOLD_LIMIT<<APBIF_CH_CTRL_TX_THRESHOLD_SHIFT)

#define APBIF_CH_CTRL_RX_THRESHOLD_SHIFT	8
#define APBIF_CH_CTRL_RX_THRESHOLD_MASK\
	(APBIF_CH_CTRL_THRESHOLD_LIMIT<<APBIF_CH_CTRL_RX_THRESHOLD_SHIFT)

#define APBIF_CH_CTRL_TX_PACK_EN		(1<<6)
#define APBIF_CH_CTRL_TX_PACK_SHIFT		4
#define APBIF_CH_CTRL_TX_PACK_MASK\
		(0x3<<APBIF_CH_CTRL_TX_PACK_SHIFT)


#define APBIF_CH_CTRL_RX_PACK_EN		(1<<2)
#define APBIF_CH_CTRL_RX_PACK_SHIFT		0
#define APBIF_CH_CTRL_RX_PACK_MASK\
		(0x3<<APBIF_CH_CTRL_RX_PACK_SHIFT)

/*
* APBIF Channel clear register
*/
#define APBIF_CH_CLEAR_TX_SOFT_RESET_EN		(1<<31)
#define APBIF_CH_CLEAR_RX_SOFT_RESET_EN		(1<<30)

/*
* APBIF Channel Status
*/
#define APBIF_CH_STATUS_TX_FREE_COUNT_SHIFT		24
#define APBIF_CH_STATUS_TX_FREE_COUNT_MASK\
		(0xff<<APBIF_CH_STATUS_TX_FREE_COUNT_SHIFT)
#define APBIF_CH_STATUS_RX_FREE_COUNT_SHIFT		16
#define APBIF_CH_STATUS_RX_FREE_COUNT_MASK\
		(0x00ff<<APBIF_CH_STATUS_RX_FREE_COUNT_SHIFT)

#define APBIF_CH_STATUS_TX_TRIG		(1<<1)
#define APBIF_CH_STATUS_RX_TRIG		(1<<0)

#define APBIF_CH_STATUS_FIFO_SHIFT	0
#define APBIF_CH_STATUS_FIFO_MASK\
		(0xffff<<APBIF_CH_STATUS_FIFO_SHIFT)

#define  ENABLE_AHUB_DEBUG_PRINT	0

#if ENABLE_AHUB_DEBUG_PRINT
#define AHUB_DEBUG_PRINT(fmt, arg...) printk(fmt, ## arg)
#else
#define AHUB_DEBUG_PRINT(fmt, arg...) do {} while (0)
#endif


/*
*  Internal functions
*/

struct apbif_channel_info {
	void __iomem	*virt_base;
	phys_addr_t	phy_base;
	int		dma_index;
	bool		fifo_inuse[AUDIO_FIFO_CNT];
	int		fifo_req[AUDIO_FIFO_CNT];
	int		fifo_refcnt[AUDIO_FIFO_CNT];
	int		reg_cache[APBIF_CHANNEL_MAXINDEX];
};

/* audio switch controller */
struct tegra_audiocont_info {
	struct clk *apbif_clk;
	struct clk *audiohub_clk;
	int  refcnt;
	int  clk_refcnt;
};

static struct tegra_audiocont_info *acinfo = NULL;
static struct apbif_channel_info apbif_channels[NR_APBIF_CHANNELS];

struct tegra_ahub_info {
	u32 regbase;
	int regcache;
};

struct tegra_ahub_info ahub_reginfo[ahubrx_maxnum];


static inline void audio_switch_writel(u32 reg, u32 val)
{
	writel(val, reg);
	AHUB_DEBUG_PRINT("ahub write offset 0x%x: %08x\n", reg, val);
}

static inline u32 audio_switch_readl(u32 reg)
{
	u32 val = readl(reg);
	AHUB_DEBUG_PRINT("ahub read offset 0x%x: %08x\n", reg, val);
	return val;
}

void audio_switch_dump_registers(int ifc)
{
	int i = 0;
	pr_info("%s:\n", __func__);
	for (i = 0; i < ahubrx_maxnum; i++)
		audio_switch_readl(ahub_reginfo[i].regbase);
}
void audio_switch_clear_rx_port(int rxport)
{
	audio_switch_writel(ahub_reginfo[rxport].regbase, 0);
}
void audio_switch_set_rx_port(int rxport, int txport)
{
	audio_switch_writel(ahub_reginfo[rxport].regbase, (1 << txport));
}

int audio_switch_get_rx_port(int rxport)
{
	/*Get audioswitch base address*/
	return audio_switch_readl(rxport);
}

void ahub_save_registers(void)
{
	int i = 0;

	for (i = 0; i < ahubrx_maxnum; i++)
		ahub_reginfo[i].regcache = audio_switch_readl(
						ahub_reginfo[i].regbase);
}

void ahub_restore_registers(void)
{
	int i = 0;

	for (i = 0; i < ahubrx_maxnum; i++)
		audio_switch_writel(ahub_reginfo[i].regbase,
				ahub_reginfo[i].regcache);
}

/* audiocif control */
void audio_switch_set_acif(int addr, struct audio_cif *cifInfo)
{
	u32 val;

	val = __raw_readl(addr);
	AHUB_DEBUG_PRINT("acif value read 0x%x: %08x\n", addr, val);
	/* set threshold */
	val &= ~AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK;
	val |= (cifInfo->threshold << AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT);
	/* set audio channels */
	val &= ~AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK;
	val |= (cifInfo->audio_channels << AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT);
	/* client channels */
	val &= ~AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK;
	val |=
	(cifInfo->client_channels << AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT);
	/* audio bits */
	val &= ~AUDIOCIF_CTRL_AUDIO_BITS_MASK;
	val |= (cifInfo->audio_bits << AUDIOCIF_CTRL_AUDIO_BITS_SHIFT);
	/* channel bits */
	val &= ~AUDIOCIF_CTRL_CLIENT_BITS_MASK;
	val |= (cifInfo->client_bits << AUDIOCIF_CTRL_CLIENT_BITS_SHIFT);
	/* expand */
	val &= ~AUDIOCIF_CTRL_EXPAND_MASK;
	val |= (cifInfo->expand << AUDIOCIF_CTRL_EXPAND_SHIFT);
	/* stereo convert */
	val &= ~AUDIOCIF_CTRL_STEREO_CONV_MASK;
	val |= (cifInfo->stereo_conv << AUDIOCIF_CTRL_STEREO_CONV_SHIFT);
	/* replicate */
	val &= ~AUDIOCIF_CTRL_REPLICATE_MASK;
	val |= (cifInfo->replicate << AUDIOCIF_CTRL_REPLICATE_SHIFT);
	/* truncate */
	val &= ~AUDIOCIF_CTRL_TRUNCATE_MASK;
	val |= (cifInfo->truncate << AUDIOCIF_CTRL_TRUNCATE_SHIFT);
	/* mono convert */
	val &= ~AUDIOCIF_CTRL_MONO_CONV_MASK;
	val |= (cifInfo->mono_conv << AUDIOCIF_CTRL_MONO_CONV_SHIFT);

	__raw_writel(val, addr);

	AHUB_DEBUG_PRINT("acif value written 0x%x: %08x\n", addr, val);
}


static inline void apbif_writel(int ifc, u32 val, u32 reg)
{
	struct apbif_channel_info *ch = &apbif_channels[ifc];

	AHUB_DEBUG_PRINT("apbif Write 0x%x : %08x\n",
		(unsigned int)ch->virt_base + reg, val);

	__raw_writel(val, ch->virt_base + reg);
}

static inline u32 apbif_readl(int ifc, u32 reg)
{
	struct apbif_channel_info *ch = &apbif_channels[ifc];
	u32 val = __raw_readl(ch->virt_base + reg);
	AHUB_DEBUG_PRINT("apbif Read 0x%x : %08x\n",
		(unsigned int)ch->virt_base + reg, val);
	return val;
}

void apbif_dump_registers(int ifc)
{
	check_apbif_ifc(ifc);
	pr_info("%s: \n",__func__);
	apbif_readl(ifc, APBIF_CHANNEL0_CTRL_0);
	apbif_readl(ifc, APBIF_CHANNEL0_CLEAR_0);
	apbif_readl(ifc, APBIF_CHANNEL0_STATUS_0);
	apbif_readl(ifc, APBIF_CHANNEL0_TXFIFO_0);
	apbif_readl(ifc, APBIF_CHANNEL0_RXFIFO_0);
	apbif_readl(ifc, APBIF_AUDIOCIF_TX0_CTRL_0);
	apbif_readl(ifc, APBIF_AUDIOCIF_RX0_CTRL_0);
	apbif_readl(0, APBIF_CONFIG_LINK_CTRL_0);
	apbif_readl(0, APBIF_MISC_CTRL_0);
	apbif_readl(0, APBIF_APBDMA_LIVE_STATUS_0);
	apbif_readl(0, APBIF_I2S_LIVE_STATUS_0);
	apbif_readl(0, APBIF_DAM0_LIVE_STATUS_0);
	apbif_readl(0, APBIF_DAM1_LIVE_STATUS_0);
	apbif_readl(0, APBIF_DAM2_LIVE_STATUS_0);
	apbif_readl(0, APBIF_SPDIF_LIVE_STATUS_0);
	apbif_readl(0, APBIF_I2S_INT_MASK_0);
	apbif_readl(0, APBIF_DAM_INT_MASK_0);
	apbif_readl(0, APBIF_SPDIF_INT_MASK_0);
	apbif_readl(0, APBIF_APBIF_INT_MASK_0);
	apbif_readl(0, APBIF_I2S_INT_STATUS_0);
	apbif_readl(0, APBIF_DAM_INT_STATUS_0);
	apbif_readl(0, APBIF_SPDIF_INT_STATUS_0);
	apbif_readl(0, APBIF_APBIF_INT_STATUS_0);
	apbif_readl(0, APBIF_I2S_INT_SOURCE_0);
	apbif_readl(0, APBIF_DAM_INT_SOURCE_0);
	apbif_readl(0, APBIF_SPDIF_INT_SOURCE_0);
	apbif_readl(0, APBIF_APBIF_INT_SOURCE_0);
	apbif_readl(0, APBIF_I2S_INT_SET_0);
	apbif_readl(0, APBIF_DAM_INT_SET_0);
	apbif_readl(0, APBIF_SPDIF_INT_SET_0);
	apbif_readl(0, APBIF_APBIF_INT_SET_0);
}

void apbif_save_registers(int ifc)
{
	int i = 0;
	struct apbif_channel_info *ch = &apbif_channels[ifc];

	for(i = 0; i < APBIF_CHANNEL_MAXINDEX; i++)
		ch->reg_cache[i] = apbif_readl(ifc, (i << 2));
}

void apbif_restore_registers(int ifc)
{
	int i = 0;
	struct apbif_channel_info *ch = &apbif_channels[ifc];

	for(i = 0; i < APBIF_CHANNEL_MAXINDEX; i++)
		apbif_writel(ifc, ch->reg_cache[i], (i << 2));
}

int audio_apbif_free_channel(int ifc, int fifo_mode)
{
	struct apbif_channel_info *ch = 0;
	ch = &apbif_channels[ifc];

	if (ch->fifo_inuse[fifo_mode] == true) {
		ch->fifo_refcnt[fifo_mode] -= 1;
		if (ch->fifo_refcnt[fifo_mode] <= 0) {

			if (fifo_mode == AUDIO_TX_MODE)
				audio_switch_clear_rx_port(
						ch->fifo_req[fifo_mode]);
			else
				audio_switch_clear_rx_port(ifc);

			ch->fifo_inuse[fifo_mode] = false;
			ch->fifo_req[fifo_mode]	= 0;
			ch->fifo_refcnt[fifo_mode] = 0;
			AHUB_DEBUG_PRINT("freed channel %d mode %d\n",
						ifc, fifo_mode);
		}
	}

	return 0;
}
EXPORT_SYMBOL(audio_apbif_free_channel);

/* FIXME : Stream with same index has to be taken care of
   need to figure out the stream->number is differential
   variable to make use of.
*/
static int get_apbif_channel(int fifo_req, int fifo_mode)
{
	struct apbif_channel_info *ch = 0;
	int i = 0;

	AHUB_DEBUG_PRINT("%s ++ fifo_req 0x%x mode %d\n",
			__func__, (unsigned int)fifo_req, fifo_mode);

	for (i = 0; i < NR_APBIF_CHANNELS; i++) {
		ch = &apbif_channels[i];
		if (ch->fifo_inuse[fifo_mode] == true) {
			if (ch->fifo_req[fifo_mode] != fifo_req)
				continue;
			else
				goto found;
		}
	}

	for (i = 0; i < NR_APBIF_CHANNELS; i++) {
		ch = &apbif_channels[i];

		if (ch->fifo_inuse[fifo_mode] == true)
			continue;

		goto found;
	}

	return -ENOENT;

found:
	ch->fifo_inuse[fifo_mode] = true;
	ch->fifo_req[fifo_mode] = fifo_req;
	ch->fifo_refcnt[fifo_mode] += 1;

	AHUB_DEBUG_PRINT(" %s -- dmaindex 0x%x ch 0x%x refcnt 0x%x\n",
			__func__, ch->dma_index, i, ch->fifo_refcnt[fifo_mode]);

	/*FIXME: move the connection based on request for apbif if needed */
	if (fifo_mode == AUDIO_TX_MODE)
		audio_switch_set_rx_port(fifo_req, i);
	else
		audio_switch_set_rx_port(i, fifo_req);

	return ch->dma_index;
}

/*
*   Set the fifo mode as Tx or Rx or both
*/
void apbif_channel_enable(int ifc, int tx, int enable)
{
	u32 val;

	check_apbif_ifc(ifc);

	val = apbif_readl(ifc, APBIF_CHANNEL0_CTRL_0);
	if (tx != AUDIO_TX_MODE) {
		set_reg_mode(val, APBIF_CH_CTRL_RX_ENABLE, enable);
	} else {
		set_reg_mode(val, APBIF_CH_CTRL_TX_ENABLE, enable);
	}
	apbif_writel(ifc, val, APBIF_CHANNEL0_CTRL_0);
}
EXPORT_SYMBOL(apbif_channel_enable);

/*
*  apbif loopback mode
*/
void apbif_channel_set_loopback(int ifc, int on)
{
	u32 val;

	check_apbif_ifc(ifc);

	val = apbif_readl(ifc, APBIF_CHANNEL0_CTRL_0);
	set_reg_mode(val, APBIF_CH_CTRL_LOOPBACK, on);
	apbif_writel(ifc, val, APBIF_CHANNEL0_CTRL_0);
}

/*
*  Apbif set pack mode
*/
void apbif_set_pack_mode(int ifc, int tx, int pack_mode)
{
	u32 val;

	check_apbif_ifc(ifc);

	val = apbif_readl(ifc, APBIF_CHANNEL0_CTRL_0);
	if (tx == AUDIO_TX_MODE) {
		val &= ~APBIF_CH_CTRL_TX_PACK_MASK;
		val |= pack_mode << APBIF_CH_CTRL_TX_PACK_SHIFT;
		val &= ~APBIF_CH_CTRL_TX_PACK_EN;
		if ((pack_mode != AUDIO_FIFO_NOP) &&
			(pack_mode != AUDIO_FIFO_RSVD)) {
			val |= APBIF_CH_CTRL_TX_PACK_EN;
		}
	} else {
		val &= ~APBIF_CH_CTRL_RX_PACK_MASK;
		val |= pack_mode << APBIF_CH_CTRL_RX_PACK_SHIFT;
		val &= ~APBIF_CH_CTRL_RX_PACK_EN;
		if ((pack_mode != AUDIO_FIFO_NOP) &&
			(pack_mode != AUDIO_FIFO_RSVD))	{
			val |= APBIF_CH_CTRL_RX_PACK_EN;
		}
	}

	apbif_writel(ifc, val, APBIF_CHANNEL0_CTRL_0);
}
EXPORT_SYMBOL(apbif_set_pack_mode);

/*
*  Apbif set threshold
*/
int apbif_fifo_set_attention_level(int ifc, int tx, unsigned level)
{
	u32 val;

	check_apbif_ifc(ifc, -EINVAL);

	if (level > APBIF_CH_CTRL_THRESHOLD_LIMIT) {
		pr_err("%s: invalid fifo level selector %d\n", __func__,
			level);
		return -EINVAL;
	}

	val = apbif_readl(ifc, APBIF_CHANNEL0_CTRL_0);

	if (tx != AUDIO_TX_MODE) {
		val &= ~APBIF_CH_CTRL_RX_THRESHOLD_MASK;
		val |= level << APBIF_CH_CTRL_RX_THRESHOLD_SHIFT;
	} else {
		val &= ~APBIF_CH_CTRL_TX_THRESHOLD_MASK;
		val |= level << APBIF_CH_CTRL_TX_THRESHOLD_SHIFT;
	}

	apbif_writel(ifc, val, APBIF_CHANNEL0_CTRL_0);
	return 0;
}
EXPORT_SYMBOL(apbif_fifo_set_attention_level);

void apbif_fifo_write(int ifc, int fifo_mode, u32 data)
{
	check_apbif_ifc(ifc);

	if (fifo_mode == AUDIO_TX_MODE) {
		apbif_writel(ifc, data, APBIF_CHANNEL0_TXFIFO_0);
	} else {
		apbif_writel(ifc, data, APBIF_CHANNEL0_RXFIFO_0);
	}
}

u32 apbif_fifo_read(int ifc, int fifo_mode)
{
	u32 val;

	check_apbif_ifc(ifc, 0);

	if (fifo_mode == AUDIO_TX_MODE) {
		val = apbif_readl(ifc, APBIF_CHANNEL0_TXFIFO_0);
	} else {
		val = apbif_readl(ifc, APBIF_CHANNEL0_RXFIFO_0);
	}

	return val;
}

/*
* Apbif soft channel reset
*/
void apbif_soft_reset(int ifc, int fifo_mode, int enable)
{
	u32 val;

	check_apbif_ifc(ifc);

	val = apbif_readl(ifc, APBIF_CHANNEL0_CTRL_0);

	if (fifo_mode == AUDIO_TX_MODE) {
		set_reg_mode(val, APBIF_CH_CLEAR_TX_SOFT_RESET_EN, enable);
	} else {
		set_reg_mode(val, APBIF_CH_CLEAR_RX_SOFT_RESET_EN, enable);
	}

	apbif_writel(ifc, val, APBIF_CHANNEL0_CLEAR_0);
}
EXPORT_SYMBOL(apbif_soft_reset);

/*
* Apbif channel get fifo free count
*/
int apbif_get_fifo_freecount(int ifc, int tx)
{
	u32 val;

	check_apbif_ifc(ifc, 0);

	val = apbif_readl(ifc, APBIF_CHANNEL0_STATUS_0);

	if (tx != AUDIO_TX_MODE) {
		val = val >> APBIF_CH_STATUS_RX_FREE_COUNT_SHIFT;
		return val & APBIF_CH_STATUS_RX_FREE_COUNT_MASK;
	} else {
		val = val >> APBIF_CH_STATUS_TX_FREE_COUNT_SHIFT;
		return val & APBIF_CH_STATUS_TX_FREE_COUNT_MASK;
	}
}

/*
* Apbif channel get fifo mode
*/
int apbif_get_fifo_mode(int ifc, int tx)
{
	u32 val;

	check_apbif_ifc(ifc, 0);

	val = apbif_readl(ifc, APBIF_CHANNEL0_STATUS_0);

	if (tx != AUDIO_TX_MODE) {
		val = val & APBIF_CH_STATUS_RX_TRIG;
		return val >> APBIF_CH_STATUS_RX_TRIG;
	} else {
		val = val & APBIF_CH_STATUS_TX_TRIG;
		return val >> APBIF_CH_STATUS_TX_TRIG;
	}
}

/*
* Apbif get fifo physical address
*/
phys_addr_t apbif_get_fifo_phy_base(int ifc, int tx)
{
	struct apbif_channel_info *ch = &apbif_channels[ifc];

	check_apbif_ifc(ifc, 0);
	return (ch->phy_base + ((tx == AUDIO_TX_MODE)?
		APBIF_CHANNEL0_TXFIFO_0:APBIF_CHANNEL0_RXFIFO_0));
}
EXPORT_SYMBOL(apbif_get_fifo_phy_base);

int apbif_get_channel(int regindex, int fifo_mode)
{
	return get_apbif_channel(regindex, fifo_mode);
}
EXPORT_SYMBOL(apbif_get_channel);

void audio_switch_disable_clock(void)
{
	if (!acinfo) return;

	if (acinfo->clk_refcnt > 0) {
		acinfo->clk_refcnt--;

		if (acinfo->clk_refcnt == 0) {
			if (acinfo->audiohub_clk)
				clk_disable(acinfo->audiohub_clk);

			if (acinfo->apbif_clk)
				clk_disable(acinfo->apbif_clk);
		}
	}
	AHUB_DEBUG_PRINT(" %s clk cnt %d\n", __func__,  acinfo->clk_refcnt);
}


int audio_switch_set_clock_rate(int rate)
{
	/* FIXME: to complete */
	return 0;
}

int audio_switch_set_clock_parent(int parent)
{
	/* FIXME: to complete */
	return 0;
}

int audio_switch_enable_clock(void)
{

	int err = 0;

	if (!acinfo)
		return -EIO;

	if (!acinfo->clk_refcnt) {
		/*apbif clocks */
		if (clk_enable(acinfo->apbif_clk)) {
			err = PTR_ERR(acinfo->apbif_clk);
			goto fail_audio_clock;
		}

		/* audio hub */
		if (clk_enable(acinfo->audiohub_clk)) {
			err = PTR_ERR(acinfo->audiohub_clk);
			goto fail_audio_clock;
		}
	}

	acinfo->clk_refcnt++;
	AHUB_DEBUG_PRINT(" %s clk cnt %d\n", __func__,  acinfo->clk_refcnt);
	return err;

fail_audio_clock:

	audio_switch_disable_clock();
	return err;
}
EXPORT_SYMBOL(audio_switch_enable_clock);

int audio_apbif_set_acif(int ifc, int fifo_mode, struct audio_cif *cifInfo)
{
	struct apbif_channel_info *ch;
	check_apbif_ifc(ifc, -EINVAL);
	ch =  &apbif_channels[ifc];

	if (fifo_mode == AUDIO_TX_MODE) {
		audio_switch_set_acif((unsigned int)ch->virt_base +
		 APBIF_AUDIOCIF_TX0_CTRL_0, cifInfo);
	} else {
		audio_switch_set_acif((unsigned int)ch->virt_base +
		 APBIF_AUDIOCIF_RX0_CTRL_0, cifInfo);
	}
	return 0;
}
EXPORT_SYMBOL(audio_apbif_set_acif);

int audio_switch_suspend(void)
{
	int i = 0;
	struct apbif_channel_info *ch;

	ahub_save_registers();

	for (i = 0; i < NR_APBIF_CHANNELS; i++) {
		ch = &apbif_channels[i];

		if ((ch->fifo_inuse[AUDIO_TX_MODE] == true) ||
			(ch->fifo_inuse[AUDIO_RX_MODE] == true)) {
			apbif_save_registers(i);
		}
	}

	return 0;
}

int audio_switch_resume(void)
{
	int i = 0;
	struct apbif_channel_info *ch;

	ahub_restore_registers();

	for (i = 0; i < NR_APBIF_CHANNELS; i++) {
		ch = &apbif_channels[i];

		if ((ch->fifo_inuse[AUDIO_TX_MODE] == true) ||
			(ch->fifo_inuse[AUDIO_RX_MODE] == true)) {
			apbif_restore_registers(i);
		}
	}

	return 0;
}

int audio_switch_open(void)
{
	int err = 0, i = 0;

	AHUB_DEBUG_PRINT(" %s 0x%x ++\n", __func__, (unsigned int)acinfo);

	if (!acinfo) {
		struct apbif_channel_info *ch;

		acinfo =
		kzalloc(sizeof(struct tegra_audiocont_info), GFP_KERNEL);

		if (!acinfo)
			return -ENOMEM;

		memset(apbif_channels, 0, sizeof(apbif_channels));

		for (i = 0; i < NR_APBIF_CHANNELS; i++) {
			ch = &apbif_channels[i];
			ch->phy_base  = TEGRA_APBIF0_BASE +
					(TEGRA_APBIF0_SIZE * i);
			ch->virt_base = IO_ADDRESS(TEGRA_APBIF0_BASE) +
					(TEGRA_APBIF0_SIZE * i);
			ch->dma_index = i + 1;
		}

		acinfo->apbif_clk = clk_get_sys("apbif", NULL);
		if (IS_ERR_OR_NULL(acinfo->apbif_clk)) {
			err = -ENOENT;
			acinfo->apbif_clk = 0;
			goto fail_audio_open;
		}

		acinfo->audiohub_clk = clk_get_sys("d_audio", NULL);
		if (IS_ERR_OR_NULL(acinfo->audiohub_clk)) {
			err = -ENOENT;
			clk_put(acinfo->apbif_clk);
			acinfo->audiohub_clk = 0;
			goto fail_audio_open;
		}

		/*FIXME: add interface to set the audiohub rate and parent */
		for (i = 0; i < ahubrx_maxnum; i++) {
			ahub_reginfo[i].regbase =
				(u32)IO_ADDRESS(TEGRA_AHUB_BASE) +
					(i * AUDIO_APBIF_RX_OFFSET);
		}
	}

	err = dam_open();
	if (err)
		goto fail_audio_open;

	acinfo->refcnt++;

	AHUB_DEBUG_PRINT("%s-- acinfo 0x%x refcnt %d\n", __func__,
			(unsigned int)acinfo, acinfo->refcnt);

	return 0;

fail_audio_open:
	if (acinfo) {
		audio_switch_disable_clock();
		kfree(acinfo);
	}

	return err;
}
EXPORT_SYMBOL(audio_switch_open);

int audio_switch_close(void)
{
	if (acinfo && (acinfo->refcnt > 0)) {
		acinfo->refcnt--;

		if (!acinfo->refcnt) {
			audio_switch_disable_clock();

			if (acinfo->apbif_clk)
				clk_put(acinfo->apbif_clk);

			if (acinfo->audiohub_clk)
				clk_put(acinfo->audiohub_clk);

			kfree(acinfo);
			acinfo = NULL;
		}
	}

	dam_close();
	return 0;
}
EXPORT_SYMBOL(audio_switch_close);