1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
|
/*
* board-pmu-defines.h: Most of macro definition used in board-xxx-power files.
*
* Copyright (c) 2013-2014, NVIDIA Corporation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#ifndef _MACH_TEGRA_BOARD_PMU_DEFINES_H
#define _MACH_TEGRA_BOARD_PMU_DEFINES_H
#define REGULATOR_MODE_0 0
#define PALMAS_PDATA_INIT(_name, _minmv, _maxmv, _supply_reg, \
_always_on, _boot_on, _apply_uv, _init_mode) \
static struct regulator_init_data reg_idata_##_name = { \
.constraints = { \
.name = palmas_rails(_name), \
.min_uV = (_minmv)*1000, \
.max_uV = (_maxmv)*1000, \
.valid_modes_mask = (REGULATOR_MODE_NORMAL | \
REGULATOR_MODE_STANDBY), \
.valid_ops_mask = (REGULATOR_CHANGE_MODE | \
REGULATOR_CHANGE_STATUS | \
REGULATOR_CHANGE_VOLTAGE), \
.always_on = _always_on, \
.boot_on = _boot_on, \
.apply_uV = _apply_uv, \
.initial_mode = REGULATOR_MODE_##_init_mode, \
}, \
.num_consumer_supplies = \
ARRAY_SIZE(palmas_##_name##_supply), \
.consumer_supplies = palmas_##_name##_supply, \
.supply_regulator = _supply_reg, \
}
#define PALMAS_PINMUX(_pin, _mux, _pud, _od) \
{ \
.pin = _pin, \
.function = _mux, \
.prop_bias_pull = _pud, \
.prop_open_drain = _od, \
}
#define PALMAS_REGS_PDATA(_name, _minmv, _maxmv, _supply_reg, \
_always_on, _boot_on, _apply_uv, _init_mode, \
_warm_reset, _roof_floor, _mode_sleep, _ramp_us, _vsel) \
static struct regulator_init_data reg_idata_##_name = { \
.constraints = { \
.name = palmas_rails(_name), \
.min_uV = (_minmv)*1000, \
.max_uV = (_maxmv)*1000, \
.valid_modes_mask = (REGULATOR_MODE_NORMAL | \
REGULATOR_MODE_STANDBY), \
.valid_ops_mask = (REGULATOR_CHANGE_MODE | \
REGULATOR_CHANGE_STATUS | \
REGULATOR_CHANGE_VOLTAGE), \
.always_on = _always_on | (_roof_floor != 0), \
.boot_on = _boot_on | (_roof_floor != 0), \
.apply_uV = _apply_uv, \
.initial_mode = REGULATOR_MODE_##_init_mode, \
.ramp_delay = _ramp_us, \
}, \
.num_consumer_supplies = \
ARRAY_SIZE(palmas_##_name##_supply), \
.consumer_supplies = palmas_##_name##_supply, \
.supply_regulator = _supply_reg, \
}; \
static struct palmas_reg_init reg_init_data_##_name = { \
.warm_reset = _warm_reset, \
.roof_floor = _roof_floor, \
.mode_sleep = _mode_sleep, \
.enable_gpio = -EINVAL, \
.vsel = _vsel, \
}
/* Macro for defining fixed regulator sub device data */
#define fixed_sync_supply(_name) "fixed_reg_en_"#_name
#define FIXED_REG_DRV(_id, _drv, _var, _name, _in_supply, \
_always_on, _boot_on, _gpio_nr, _open_drain, \
_active_high, _boot_state, _millivolts, _sdelay) \
static struct regulator_init_data ri_data_##_var = \
{ \
.supply_regulator = _in_supply, \
.num_consumer_supplies = \
ARRAY_SIZE(fixed_reg_en_##_name##_supply), \
.consumer_supplies = fixed_reg_en_##_name##_supply, \
.constraints = { \
.valid_modes_mask = (REGULATOR_MODE_NORMAL | \
REGULATOR_MODE_STANDBY), \
.valid_ops_mask = (REGULATOR_CHANGE_MODE | \
REGULATOR_CHANGE_STATUS | \
REGULATOR_CHANGE_VOLTAGE), \
.always_on = _always_on, \
.boot_on = _boot_on, \
}, \
}; \
static struct fixed_voltage_config fixed_reg_en_##_var##_pdata = \
{ \
.supply_name = fixed_sync_supply(_name), \
.microvolts = _millivolts * 1000, \
.gpio = _gpio_nr, \
.gpio_is_open_drain = _open_drain, \
.enable_high = _active_high, \
.enabled_at_boot = _boot_state, \
.init_data = &ri_data_##_var, \
.startup_delay = _sdelay \
}; \
static struct platform_device fixed_reg_en_##_var##_dev = { \
.name = #_drv, \
.id = _id, \
.dev = { \
.platform_data = &fixed_reg_en_##_var##_pdata, \
}, \
}
#define FIXED_SYNC_REG(_id, _var, _name, _in_supply, \
_always_on, _boot_on, _gpio_nr, _open_drain, \
_active_high, _boot_state, _millivolts, _sdelay) \
FIXED_REG_DRV(_id, reg-fixed-sync-voltage, _var, _name, \
_in_supply, _always_on, _boot_on, _gpio_nr, _open_drain, \
_active_high, _boot_state, _millivolts, _sdelay)
#ifdef CONFIG_ARCH_TEGRA_HAS_CL_DVFS
/* Macro definition of dfll bypass device */
#define DFLL_BYPASS(_board, _min, _step, _init, _size, _us_sel, _msel_gpio) \
static struct regulator_init_data _board##_dfll_bypass_init_data = { \
.num_consumer_supplies = ARRAY_SIZE(_board##_dfll_bypass_consumers), \
.consumer_supplies = _board##_dfll_bypass_consumers, \
.constraints = { \
.valid_modes_mask = (REGULATOR_MODE_IDLE | \
REGULATOR_MODE_NORMAL), \
.valid_ops_mask = (REGULATOR_CHANGE_MODE | \
REGULATOR_CHANGE_STATUS | \
REGULATOR_CHANGE_VOLTAGE), \
.min_uV = (_min), \
.max_uV = ((_size) - 1) * (_step) + (_min), \
.init_uV = (_init), \
.always_on = 1, \
.boot_on = 1, \
}, \
}; \
static struct tegra_dfll_bypass_platform_data _board##_dfll_bypass_pdata = { \
.reg_init_data = &_board##_dfll_bypass_init_data, \
.uV_step = (_step), \
.linear_min_sel = 0, \
.n_voltages = (_size), \
.voltage_time_sel = _us_sel, \
.msel_gpio = _msel_gpio, \
}; \
static struct platform_device _board##_dfll_bypass_dev = { \
.name = "tegra_dfll_bypass", \
.id = -1, \
.dev = { \
.platform_data = &_board##_dfll_bypass_pdata, \
}, \
}
#endif
#endif
|
