blob: 116e55119863a108f2801788414c62032c82522e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
|
/*
* arch/arm/mach-tegra/board-vcm30_t124.h
*
* Copyright (c) 2013-2014, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef _MACH_TEGRA_BOARD_VCM30_T124_H
#define _MACH_TEGRA_BOARD_VCM30_T124_H
#include <mach/gpio-tegra.h>
#include <mach/irqs.h>
#include <linux/mfd/max77663-core.h>
#include "gpio-names.h"
int vcm30_t124_panel_init(void);
int vcm30_t124_sdhci_init(void);
int vcm30_t124_sensors_init(void);
int vcm30_t124_regulator_init(void);
int vcm30_t124_suspend_init(void);
int vcm30_t124_pmon_init(void);
int vcm30_t124_panel_init(void);
int vcm30_t124_pca953x_init(void);
#define UTMI1_PORT_OWNER_XUSB 0x1
#define UTMI2_PORT_OWNER_XUSB 0x2
#define UTMI3_PORT_OWNER_XUSB 0x4
#define HSIC1_PORT_OWNER_XUSB 0x8
/* FIXME: Confirm these GPIOs */
/* Audio-related GPIOs */
#define TEGRA_GPIO_CDC_IRQ TEGRA_GPIO_PH4
#define TEGRA_GPIO_HP_DET TEGRA_GPIO_PR7
/*LDO_EN signal is required only for RT5639 and not for RT5645,
on Laguna the LDO_EN signal comes from a GPIO expander and
this is exposed as a fixed regulator directly handeled from
machine driver of rt5639 and for ardebeg we use the below tegra
GPIO, also the GPIO is same for T114 interposer and T124*/
#define TEGRA_GPIO_LDO_EN TEGRA_GPIO_PR2
/* I2C related GPIOs */
#define TEGRA_GPIO_I2C1_SCL TEGRA_GPIO_PC4
#define TEGRA_GPIO_I2C1_SDA TEGRA_GPIO_PC5
#define TEGRA_GPIO_I2C2_SCL TEGRA_GPIO_PT5
#define TEGRA_GPIO_I2C2_SDA TEGRA_GPIO_PT6
#define TEGRA_GPIO_I2C3_SCL TEGRA_GPIO_PK5
#define TEGRA_GPIO_I2C3_SDA TEGRA_GPIO_PK6
#define TEGRA_GPIO_I2C4_SCL TEGRA_GPIO_PV4
#define TEGRA_GPIO_I2C4_SDA TEGRA_GPIO_PV5
#define TEGRA_GPIO_I2C5_SCL TEGRA_GPIO_PZ6
#define TEGRA_GPIO_I2C5_SDA TEGRA_GPIO_PZ7
/* External peripheral act as gpio */
#define MAX77663_IRQ_BASE TEGRA_NR_IRQS
#define MAX77663_IRQ_END (MAX77663_IRQ_BASE + MAX77663_IRQ_NR)
#define MAX77663_GPIO_BASE TEGRA_NR_GPIOS
#define MAX77663_GPIO_END (MAX77663_GPIO_BASE + MAX77663_GPIO_NR)
/* PCA953X - MISC SYSTEM IO */
#define PCA953X_MISCIO_0_GPIO_BASE (MAX77663_GPIO_END + 1)
#define MISCIO_BT_RST_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 0)
#define MISCIO_GPS_RST_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 1)
#define MISCIO_GPS_EN_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 2)
#define MISCIO_WF_EN_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 3)
#define MISCIO_WF_RST_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 4)
#define MISCIO_BT_EN_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 5)
/* GPIO6 is not used */
#define MISCIO_NOT_USED0 (PCA953X_MISCIO_0_GPIO_BASE + 6)
#define MISCIO_BT_WAKEUP_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 7)
#define MISCIO_FAN_SEL_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 8)
#define MISCIO_EN_MISC_BUF_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 9)
#define MISCIO_EN_MSATA_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 10)
#define MISCIO_EN_SDCARD_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 11)
/* GPIO12 is not used */
#define MISCIO_NOT_USED1 (PCA953X_MISCIO_0_GPIO_BASE + 12)
#define MISCIO_ABB_RST_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 13)
#define MISCIO_USER_LED2_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 14)
#define MISCIO_USER_LED1_GPIO (PCA953X_MISCIO_0_GPIO_BASE + 15)
#define PCA953X_MISCIO_0_GPIO_END (PCA953X_MISCIO_0_GPIO_BASE + 15)
#define PCA953X_MISCIO_1_GPIO_BASE (PCA953X_MISCIO_0_GPIO_END + 1)
#define MISCIO_MUX_DAP_D_SEL (PCA953X_MISCIO_1_GPIO_BASE + 0)
#define MISCIO_MUX_DAP_D_EN (PCA953X_MISCIO_1_GPIO_BASE + 1)
#define PCA953X_MISCIO_1_GPIO_END (PCA953X_MISCIO_1_GPIO_BASE + 15)
/* PCA953X I2C IO expander bus addresses */
#define PCA953X_MISCIO_0_ADDR 0x75
#define PCA953X_MISCIO_1_ADDR 0x76
/* Thermal monitor data */
#define DELTA_TEMP 4000
#define DELTA_TIME 2000
#define REMT_OFFSET 8000
#define I2C_ADDR_TMP411 0x4c
#define I2C_BUS_TMP411 1
#endif
|
