1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
|
/*
* arch/arm/mach-tegra/tegra3_speedo.c
*
* Copyright (c) 2011, NVIDIA Corporation.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#include <linux/kernel.h>
#include <linux/io.h>
#include <linux/err.h>
#include <mach/iomap.h>
#include "fuse.h"
#define PROCESS_CORNERS_NUM 4
#define FUSE_SPEEDO_CALIB_0 0x114
/* Maximum speedo levels for each core process corner */
static const u32 core_process_speedos[][PROCESS_CORNERS_NUM] = {
// proc_id 0 1
{180, 240}, // soc_speedo_id 0
{180, 240}, // soc_speedo_id 1
{200, 240}, // soc_speedo_id 2
};
/* Maximum speedo levels for each CPU process corner */
static const u32 cpu_process_speedos[][PROCESS_CORNERS_NUM] = {
// proc_id 0 1 2 3
{305, 337, 360, 376}, // soc_speedo_id 0
{337, 337, 360, 376}, // soc_speedo_id 1
{305, 337, 360, 376}, // soc_speedo_id 2
};
static int cpu_process_id;
static int core_process_id;
static int soc_speedo_id;
static void fuse_speedo_calib(u32 *speedo_g, u32 *speedo_lp)
{
u32 reg;
BUG_ON(!speedo_g || !speedo_lp);
reg = tegra_fuse_readl(FUSE_SPEEDO_CALIB_0);
// Speedo LP = Lower 16-bits Multiplied by 4
*speedo_lp = (reg & 0xFFFF) * 4;
// Speedo G = Upper 16-bits Multiplied by 4
*speedo_g = ((reg >> 16) & 0xFFFF) * 4;
}
static int rev_sku_to_soc_speedo(int rev, int sku)
{
int soc_speedo;
switch (rev) {
case TEGRA_REVISION_A01:
soc_speedo = 0;
break;
case TEGRA_REVISION_A02:
switch (sku) {
case 0: // AP30
soc_speedo = 1;
break;
case 1: // T30
soc_speedo = 2;
break;
default:
BUG();
break;
}
break;
default:
BUG();
break;
}
pr_debug("Tegra3 SKU: %d Rev: %s Speedo: %d ",
sku, tegra_get_revision_name(), soc_speedo);
return soc_speedo;
}
void tegra_init_speedo_data(void)
{
u32 cpu_speedo_val, core_speedo_val;
int iv;
soc_speedo_id = rev_sku_to_soc_speedo(tegra_get_revision(),
tegra_sku_id());
BUG_ON(soc_speedo_id >= ARRAY_SIZE(cpu_process_speedos));
fuse_speedo_calib(&cpu_speedo_val, &core_speedo_val);
pr_debug("%s CPU speedo value %u\n", __func__, cpu_speedo_val);
pr_debug("%s Core speedo value %u\n", __func__, core_speedo_val);
cpu_process_id = -1; // out of range for valid cpu-speedo
for (iv = 0; iv < PROCESS_CORNERS_NUM; iv++) {
if (cpu_speedo_val < cpu_process_speedos[soc_speedo_id][iv]) {
cpu_process_id = iv -1;
break;
}
}
if (cpu_process_id == -1) {
pr_err("****************************************************");
pr_err("****************************************************");
pr_err("* tegra3_speedo: CPU speedo value %3d out of range *",
cpu_speedo_val);
pr_err("****************************************************");
pr_err("****************************************************");
cpu_process_id = INVALID_PROCESS_ID;
}
core_process_id = -1; // out of range for valid core-speedo
for (iv = 0; iv < PROCESS_CORNERS_NUM; iv++) {
if (core_speedo_val < core_process_speedos[soc_speedo_id][iv]) {
core_process_id = iv -1;
break;
}
}
if (core_process_id == -1) {
pr_err("*****************************************************");
pr_err("*****************************************************");
pr_err("* tegra3_speedo: CORE speedo value %3d out of range *",
core_speedo_val);
pr_err("*****************************************************");
pr_err("*****************************************************");
core_process_id = INVALID_PROCESS_ID;
}
pr_info("Tegra3 SKU: %d Rev: %s CPU Process: %d CORE Process: %d "
"Speedo ID: %d",
tegra_sku_id(), tegra_get_revision_name(),
cpu_process_id, core_process_id, soc_speedo_id);
}
int tegra_cpu_process_id(void)
{
// FIXME: remove this when ready to deprecate invalid process-id boards
if (cpu_process_id == INVALID_PROCESS_ID)
return 0;
else
return cpu_process_id;
}
int tegra_core_process_id(void)
{
// FIXME: remove this when ready to deprecate invalid process-id boards
if (core_process_id == INVALID_PROCESS_ID)
return 0;
else
return core_process_id;
}
int tegra_soc_speedo_id(void)
{
return soc_speedo_id;
}
|
