blob: ca544054e42a48f4dff9863f60eff43848e204b3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
|
/*
* arch/arm/mach-tegra/wakeups-t12x.h
*
* Declarations of Tegra 12x LP0 wakeup sources
*
* Copyright (c) 2013, NVIDIA Corporation.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#ifndef __MACH_TEGRA_WAKEUPS_T12X_H
#define __MACH_TEGRA_WAKEUPS_T12X_H
#ifndef CONFIG_ARCH_TEGRA_12x_SOC
#error "Tegra 12x wakeup sources valid only for CONFIG_ARCH_TEGRA_12x_SOC"
#endif
#define TEGRA_WAKE_GPIO_PO5 0
#define TEGRA_WAKE_GPIO_PV1 1
#define TEGRA_WAKE_GPIO_PB6 3
#define TEGRA_WAKE_GPIO_PN7 4
#define TEGRA_WAKE_GPIO_PU5 6
#define TEGRA_WAKE_GPIO_PU6 7
#define TEGRA_WAKE_GPIO_PC7 8
#define TEGRA_WAKE_GPIO_PS2 9
#define TEGRA_WAKE_GPIO_PAA1 10
#define TEGRA_WAKE_GPIO_PW3 11
#define TEGRA_WAKE_GPIO_PW2 12
#define TEGRA_WAKE_GPIO_PY6 13
#define TEGRA_WAKE_GPIO_PDD3 14
#define TEGRA_WAKE_GPIO_PJ2 15
#define TEGRA_WAKE_GPIO_PI5 23
#define TEGRA_WAKE_GPIO_PV0 24
#define TEGRA_WAKE_GPIO_PS4 25
#define TEGRA_WAKE_GPIO_PS5 26
#define TEGRA_WAKE_GPIO_PS0 27
#define TEGRA_WAKE_GPIO_PS6 28
#define TEGRA_WAKE_GPIO_PS7 29
#define TEGRA_WAKE_GPIO_PN2 30
#define TEGRA_WAKE_GPIO_PO4 32
#define TEGRA_WAKE_GPIO_PJ0 33
#define TEGRA_WAKE_GPIO_PK2 34
#define TEGRA_WAKE_GPIO_PI6 35
#define TEGRA_WAKE_GPIO_PC5 44
#define TEGRA_WAKE_GPIO_PBB6 45
#define TEGRA_WAKE_GPIO_PZ7 46
#define TEGRA_WAKE_GPIO_PT6 47
#define TEGRA_WAKE_GPIO_PBB2 48
#define TEGRA_WAKE_GPIO_PR7 49
#define TEGRA_WAKE_GPIO_PR4 50
#define TEGRA_WAKE_GPIO_PQ0 51
#define TEGRA_WAKE_GPIO_PEE3 52
#define TEGRA_WAKE_GPIO_PBB1 53
#define TEGRA_WAKE_GPIO_PQ5 54
#define TEGRA_WAKE_GPIO_PA1 55
#define TEGRA_WAKE_GPIO_PV2 56
#define TEGRA_WAKE_GPIO_PK6 57
#define TEGRA_WAKE_GPIO_PFF2 59
#endif
|
