summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/fsl-imx8mq-evk-pcie1-m2.dts
blob: 6b0147673ec75d71bd72059c2d82616072154d23 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
/*
 * Copyright 2017 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/*
 * NOTE:
 * 1. The DTS file only support i.MX8MQ EVK RevB1/B2 board PCIe M.2 Murata
 *    1CQ (Qca6174) WIFI & BT.
 *    EVK RevB1 rework:
 *	WIFI rework: fly line from R1436 (near to M.2) to R1459
 *	BT rework: ensure R1446,R1447,R1448,R1449 installed on board
 *    EVK RevB2 rework: no rework
 *
 * 2. If need to support i.MX8MQ EVK RevA0/A1 board PCIe M.2 Murata 1CQ
 *    (Qca6174) WIFI & BT, some board rework requirement:
 *    EVK RevA0 rework:
 *	WIFI rework: install R1436 for wlreg_on
 *    EVK RevA0 rework:
 *	WIFI rework: install R1436 for wlreg_on
 *	BT rework: fly line from M.2 pin54 to R1437
 *    Also, below DTS change requirement:
 *	/ {
 *		regulators {
 *			epdev_on: fixedregulator@100 {
 *				compatible = "regulator-fixed";
 *				regulator-min-microvolt = <3300000>;
 *				regulator-max-microvolt = <3300000>;
 *				regulator-name = "epdev_on";
 *				gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
 *				enable-active-high;
 *			};
 *		};
 *	};
 *
 *	&iomuxc {
 *		imx8mq-evk {
 *			pinctrl_epdev_on: epdevongrp {
 *				fsl,pins = <
 *					MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x16
 *				>;
 *			};
 *		};
 *	};
 *
 *	&pcie1{
 *		pinctrl-names = "default";
 *		pinctrl-0 = <&pinctrl_pcie1 &pinctrl_epdev_on>;
 *		epdev_on-supply = <&epdev_on>;
 *	};
 *
 *	&usdhc2 {
 *		status = "disabled";
 *	};
 *
 *
 * 3. When wifi driver switch to QCA CLD from ATH10K, there have two known issues:
 *	- QCA CLD driver only support ONE instance.
 *	- QCA CLD driver don't support PCIe MSI feature.
 *    So here it has to disable pcie0 port.
 */

#include "fsl-imx8mq-evk.dts"

/ {
	modem_reset: modem-reset {
		reset-gpios = <&gpio3 5 GPIO_ACTIVE_HIGH>;
	};
};

&pcie0{
	status = "disabled";
};