blob: bb311bb58c487e0892ba42495bdedb7a7311bf53 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
|
/*
* Copyright (c) 2010, NVIDIA Corporation.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#ifndef __CRYPTODEV_TEGRA_AES_H
#define __CRYPTODEV_TEGRA_AES_H
#define ICMDQUE_WR 0x1000
#define CMDQUE_CONTROL 0x1008
#define INTR_STATUS 0x1018
#define INT_ENB 0x1040
#define CONFIG 0x1044
#define IRAM_ACCESS_CFG 0x10A0
#define SECURE_DEST_ADDR 0x1100
#define SECURE_INPUT_SELECT 0x1104
#define SECURE_CONFIG 0x1108
#define SECURE_CONFIG_EXT 0x110C
#define SECURE_SECURITY 0x1110
#define SECURE_HASH_RESULT0 0x1120
#define SECURE_HASH_RESULT1 0x1124
#define SECURE_HASH_RESULT2 0x1128
#define SECURE_HASH_RESULT3 0x112C
#define SECURE_SEC_SEL0 0x1140
#define SECURE_SEC_SEL1 0x1144
#define SECURE_SEC_SEL2 0x1148
#define SECURE_SEC_SEL3 0x114C
#define SECURE_SEC_SEL4 0x1150
#define SECURE_SEC_SEL5 0x1154
#define SECURE_SEC_SEL6 0x1158
#define SECURE_SEC_SEL7 0x115C
/* interrupt status reg masks and shifts */
#define DMA_BUSY_SHIFT 9
#define DMA_BUSY_FIELD (0x1 << DMA_BUSY_SHIFT)
#define ICQ_EMPTY_SHIFT 3
#define ICQ_EMPTY_FIELD (0x1 << ICQ_EMPTY_SHIFT)
#define ENGINE_BUSY_SHIFT 0
#define ENGINE_BUSY_FIELD (0x1 << ENGINE_BUSY_SHIFT)
/* secure select reg masks and shifts */
#define SECURE_SEL0_KEYREAD_ENB0_SHIFT 0
#define SECURE_SEL0_KEYREAD_ENB0_FIELD (0x1 << SECURE_SEL0_KEYREAD_ENB0_SHIFT)
/* secure config ext masks and shifts */
#define SECURE_KEY_SCH_DIS_SHIFT 15
#define SECURE_KEY_SCH_DIS_FIELD (0x1 << SECURE_KEY_SCH_DIS_SHIFT)
/* secure config masks and shifts */
#define SECURE_KEY_INDEX_SHIFT 20
#define SECURE_KEY_INDEX_FIELD (0x1F << SECURE_KEY_INDEX_SHIFT)
#define SECURE_BLOCK_CNT_SHIFT 0
#define SECURE_BLOCK_CNT_FIELD (0xFFFFF << SECURE_BLOCK_CNT_SHIFT)
/* stream interface select masks and shifts */
#define CMDQ_CTRL_SRC_STM_SEL_SHIFT 4
#define CMDQ_CTRL_SRC_STM_SEL_FIELD (1 << CMDQ_CTRL_SRC_STM_SEL_SHIFT)
#define CMDQ_CTRL_DST_STM_SEL_SHIFT 5
#define CMDQ_CTRL_DST_STM_SEL_FIELD (1 << CMDQ_CTRL_DST_STM_SEL_SHIFT)
#define CMDQ_CTRL_ICMDQEN_SHIFT 1
#define CMDQ_CTRL_ICMDQEN_FIELD (1 << CMDQ_CTRL_ICMDQEN_SHIFT)
#define CMDQ_CTRL_UCMDQEN_SHIFT 0
#define CMDQ_CTRL_UCMDQEN_FIELD (1 << CMDQ_CTRL_UCMDQEN_SHIFT)
/* config regsiter masks and shifts */
#define CONFIG_ENDIAN_ENB_SHIFT 10
#define CONFIG_ENDIAN_ENB_FIELD (0x1 << CONFIG_ENDIAN_ENB_SHIFT)
#define CONFIG_MODE_SEL_SHIFT 0
#define CONFIG_MODE_SEL_FIELD (0x1F << CONFIG_MODE_SEL_SHIFT)
/* extended config */
#define SECURE_OFFSET_CNT_SHIFT 24
#define SECURE_OFFSET_CNT_FIELD (0xFF << SECURE_OFFSET_CNT_SHIFT)
#define SECURE_KEYSCHED_GEN_SHIFT 15
#define SECURE_KEYSCHED_GEN_FIELD (1 << SECURE_KEYSCHED_GEN_SHIFT)
/* init vector select */
#define SECURE_IV_SELECT_SHIFT 10
#define SECURE_IV_SELECT_FIELD (1 << SECURE_IV_SELECT_SHIFT)
/* secure engine input */
#define SECURE_INPUT_ALG_SEL_SHIFT 28
#define SECURE_INPUT_ALG_SEL_FIELD (0xF << SECURE_INPUT_ALG_SEL_SHIFT)
#define SECURE_INPUT_KEY_LEN_SHIFT 16
#define SECURE_INPUT_KEY_LEN_FIELD (0xFFF << SECURE_INPUT_KEY_LEN_SHIFT)
#define SECURE_RNG_ENB_SHIFT 11
#define SECURE_RNG_ENB_FIELD (0x1 << SECURE_RNG_ENB_SHIFT)
#define SECURE_CORE_SEL_SHIFT 9
#define SECURE_CORE_SEL_FIELD (0x1 << SECURE_CORE_SEL_SHIFT)
#define SECURE_VCTRAM_SEL_SHIFT 7
#define SECURE_VCTRAM_SEL_FIELD (0x3 << SECURE_VCTRAM_SEL_SHIFT)
#define SECURE_INPUT_SEL_SHIFT 5
#define SECURE_INPUT_SEL_FIELD (0x3 << SECURE_INPUT_SEL_SHIFT)
#define SECURE_XOR_POS_SHIFT 3
#define SECURE_XOR_POS_FIELD (0x3 << SECURE_XOR_POS_SHIFT)
#define SECURE_HASH_ENB_SHIFT 2
#define SECURE_HASH_ENB_FIELD (0x1 << SECURE_HASH_ENB_SHIFT)
#define SECURE_ON_THE_FLY_SHIFT 0
#define SECURE_ON_THE_FLY_FIELD (1 << SECURE_ON_THE_FLY_SHIFT)
#endif
|
