summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/bridge/sn65dsi83/sn65dsi83_timing.h
blob: e9bb6633c376e2ba1e64eb53b6fe4541f162b1d0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
#ifndef __SN65DSI83_TIMING_H__
#define __SN65DSI83_TIMING_H__

/* Default Video Parameters */
#define PIXCLK_INIT 62500000

#define HACTIVE_INIT 1280
#define HPW_INIT 2
#define HBP_INIT 6
#define HFP_INIT 5

#define VACTIVE_INIT 800
#define VPW_INIT 1
#define VBP_INIT 2
#define VFP_INIT 3

static const struct display_timing panel_default_timing = {
    .pixelclock = { PIXCLK_INIT, PIXCLK_INIT, PIXCLK_INIT },
    .hactive = { HACTIVE_INIT, HACTIVE_INIT, HACTIVE_INIT },
    .hfront_porch = { HFP_INIT, HFP_INIT, HFP_INIT },
    .hsync_len = { HPW_INIT, HPW_INIT, HPW_INIT },
    .hback_porch = { HBP_INIT, HBP_INIT, HBP_INIT },
    .vactive = { VACTIVE_INIT, VACTIVE_INIT, VACTIVE_INIT },
    .vfront_porch = { VFP_INIT, VFP_INIT, VFP_INIT },
    .vsync_len = { VPW_INIT, VPW_INIT, VPW_INIT },
    .vback_porch = { VBP_INIT, VBP_INIT, VBP_INIT },
    .flags = DISPLAY_FLAGS_HSYNC_LOW |
         DISPLAY_FLAGS_VSYNC_LOW |
         DISPLAY_FLAGS_DE_LOW |
         DISPLAY_FLAGS_PIXDATA_NEGEDGE,
};

#endif /* __SN65DSI83_TIMING_H__ */