1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
|
/*
* Copyright (c) 2012-2013 NVIDIA CORPORATION. All rights reserved.
* Copyright (c) 2016-2017 Antmicro Ltd. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#include <linux/delay.h>
#include <linux/init.h>
#include <linux/module.h>
#include <linux/i2c.h>
#include <linux/slab.h>
#include <media/v4l2-chip-ident.h>
#include <media/soc_camera.h>
struct ov5640_reg {
u16 addr;
u16 val;
};
#define OV5640_TABLE_WAIT_MS 0
#define OV5640_TABLE_END 1
/* System and IO Pad Control [0x3000 ~ 0x3052] */
#define OV5640_SYSTEM_RESET_00 0x3000 /* default 0x30 -> all 0x00 */
#define OV5640_SYSTEM_RESET_01 0x3001 /* default 0x08 */
#define OV5640_SYSTEM_RESET_02 0x3002 /* default 0x1c */
#define OV5640_SYSTEM_RESET_03 0x3003 /* default 0x00 */
#define OV5640_SYSTEM_CLK_EN_00 0x3004 /* default 0xcf -> all 0xff */
#define OV5640_SYSTEM_CLK_EN_01 0x3005 /* default 0xf7 */
#define OV5640_SYSTEM_CLK_EN_02 0x3006 /* default 0xe3 -> all 0xc3 */
#define OV5640_SYSTEM_CLK_EN_03 0x3007 /* default 0xff */
#define OV5640_SYSTEM_CTRL 0x3008 /* default 0x02 all -> (0x82, 0x42, 0x02) */
#define OV5640_CHIP_ID_H 0x300a /* default 0x56 */
#define OV5640_CHIP_ID_L 0x300b /* default 0x40 */
#define OV5640_SYSTEM_MIPI_CTRL 0x300e /* default 0x58 -> all 0x45 */
#define OV5640_IO_CTRL_01 0x3017 /* default 0x00 */
#define OV5640_IO_CTRL_02 0x3018 /* default 0x00 */
#define OV5640_SYSTEM_CTRL_2D 0x302d /* default ---- -> all 0x60 !! */
#define OV5640_SYSTEM_CTRL_2E 0x302e /* default ---- -> all 0x08 !! */
#define OV5640_SC_PLL_CTRL0 0x3034 /* default 0x1a -> all 0x18 MIPI_MODE */
#define OV5640_SC_PLL_CTRL1 0x3035 /* default 0x11 -> 0x11 0x11 0x21 0x14 */
#define OV5640_SC_PLL_CTRL2 0x3036 /* default 0x69 -> 0x7d 0x54 0x70 0x70 */
#define OV5640_SC_PLL_CTRL3 0x3037 /* default 0x03 -> all 0x13 */
#define OV5640_SC_PLL_CTRL5 0x3039 /* not use */
#define SYSTEM_CTRL_SRST 0x80 /* Bit[7]: Software reset */
#define SYSTEM_CTRL_PDOWN 0x40 /* Bit[6]: Software power down */
#define MIPI_MODE_8BIT 0x08 /* Bit[3:0]: MIPI bit mode - 8-bit mode */
#define MIPI_MODE_10BIT 0x0a /* Bit[3:0]: MIPI bit mode - 10-bit mode */
/* SCCB Control [0x3100 ~ 0x3108] */
#define OV5640_SCCB_SYSTEM_CTRL 0x3103 /* default 0x00 -> all 0x03 */
#define OV5640_SCCB_SCLK 0x3108 /* default 0x16 -> all 0x01 */
/* VCM Control [0x3600 ~ 0x3606] */
#define OV5640_VCM_DEBUG_MODE_0 0x3600 /* default ---- -> all 0x08 */
#define OV5640_VCM_DEBUG_MODE_1 0x3601 /* default ---- -> all 0x33 */
/* Timing Control [0x3800 ~ 0x3821] */
#define OV5640_TIMING_HS_H 0x3800 /* default 0x00 -> 0x00 0x01 0x00 0x00 X_ADDR_ST */
#define OV5640_TIMING_HS_L 0x3801 /* default 0x00 -> 0x00 0x50 0x00 0x00 */
#define OV5640_TIMING_VS_H 0x3802 /* default 0x00 -> 0x00 0x01 0x00 0x00 Y_ADDR_ST */
#define OV5640_TIMING_VS_L 0x3803 /* default 0x00 -> 0x00 0xaa 0x00 0x04 */
#define OV5640_TIMING_HW_H 0x3804 /* default 0x0a -> 0x0a 0x08 0x0a 0x0a X_ADDR_END */
#define OV5640_TIMING_HW_L 0x3805 /* default 0x3f -> 0x3f 0xef 0x3f 0x3f 2623 */
#define OV5640_TIMING_VH_H 0x3806 /* default 0x07 -> 0x07 0x05 0x07 0x07 Y_ADDR_END */
#define OV5640_TIMING_VH_L 0x3807 /* default 0x9f -> 0x9f 0xf9 0x9f 0x9b */
#define OV5640_TIMING_DVPHO_H 0x3808 /* default 0x0a -> 0x0a 0x07 0x05 0x02 width[11:8] */
#define OV5640_TIMING_DVPHO_L 0x3809 /* default 0x20 -> 0x30 0x90 0x18 0x80 width[7:0] */
#define OV5640_TIMING_DVPVO_H 0x380a /* default 0x07 -> 0x07 0x04 0x03 0x01 height[11:8] */
#define OV5640_TIMING_DVPVO_L 0x380b /* default 0x98 -> 0x9c 0x48 0xcc 0xe0 height[7:0] */
#define OV5640_TIMING_HTS_H 0x380c /* default 0x0b -> 0x0b 0x09 0x07 0x07 */
#define OV5640_TIMING_HTS_L 0x380d /* default 0x1c -> 0x1c 0xc4 0x5e 0x68 */
#define OV5640_TIMING_VTS_H 0x380e /* default 0x07 -> 0x07 0x04 0x03 0x03 */
#define OV5640_TIMING_VTS_L 0x380f /* default 0xb0 -> 0xb0 0x60 0xde 0xd8 */
#define OV5640_TIMING_HOFFSET_H 0x3810 /* default 0x00 */
#define OV5640_TIMING_HOFFSET_L 0x3811 /* default 0x10 -> 0x08 0x08 0x06 0x10 */
#define OV5640_TIMING_VOFFSET_H 0x3812 /* default 0x00 */
#define OV5640_TIMING_VOFFSET_L 0x3813 /* default 0x04 -> 0x02 0x04 0x02 0x06 */
#define OV5640_TIMING_X_INC 0x3814 /* default 0x11 -> 0x11 0x11 0x31 0x31 */
#define OV5640_TIMING_Y_INC 0x3815 /* default 0x11 -> 0x11 0x11 0x31 0x31 */
#define OV5640_TIMING_REG20 0x3820 /* default 0x40 */
#define OV5640_TIMING_REG21 0x3821 /* default 0x00 -> 0x06 0x06 0x07 0x07 */
#define REG20_SENSOR_VFLIP 0x02
#define REG20_SENSOR_ISP_FLIP 0x04
#define REG21_BINNING_EN 0x01
#define REG21_SENSOR_MIRROR 0x02
#define REG21_ISP_MIRROR 0x04
#define OV5640_ADDR_H(x) ((x >> 8 ) & 0x0f)
#define OV5640_ADDR_L(x) (x & 0xff)
#define OV5640_WIDTH_H(x) ((x >> 8 ) & 0x0f)
#define OV5640_WIDTH_L(x) (x & 0xff)
#define OV5640_HEIGHT_H(x) ((x >> 8 ) & 0x0f)
#define OV5640_HEIGHT_L(x) (x & 0xff)
#define OV5640_HTS_H(x) ((x >> 8 ) & 0x1f)
#define OV5640_HTS_L(x) (x & 0xff)
#define OV5640_VTS_H(x) ((x >> 8 ) & 0xff)
#define OV5640_VTS_L(x) (x & 0xff)
#define OV5640_H_OFFSET_H(x) ((x >> 8 ) & 0x0F)
#define OV5640_H_OFFSET_L(x) (x & 0xff)
#define OV5640_V_OFFSET_H(x) ((x >> 8 ) & 0x03)
#define OV5640_V_OFFSET_L(x) (x & 0xff)
/* AEC/AGC power down domain control [0x3A00 ~ 0x3A25] */
#define OV5640_AEC_CTRL_0F 0x3a0f /* default 0x78 -> all 0x30 */
#define OV5640_AEC_CTRL_10 0x3a10 /* default 0x68 -> all 0x28 */
#define OV5640_AEC_CTRL_11 0x3a11 /* default 0xd0 -> all 0x60 */
#define OV5640_AEC_CTRL_1B 0x3a1b /* default 0x78 -> all 0x30 */
#define OV5640_AEC_CTRL_1E 0x3a1e /* default 0x68 -> all 0x26 */
#define OV5640_AEC_CTRL_1F 0x3a1f /* default 0x40 -> all 0x14 */
#define OV5640_AEC_MAX_EXPO60_H 0x3a02 /* default 0x3d -> 0x07 0x04 0x03 0x03 */
#define OV5640_AEC_MAX_EXPO60_L 0x3a03 /* default 0x80 -> 0xb6 0x60 0xd8 0xd8 */
#define OV5640_AEC_B50_STEP_H 0x3a08 /* default 0x01 */
#define OV5640_AEC_B50_STEP_L 0x3a09 /* default 0x27 -> 0x27 0x50 0x27 0x27 */
#define OV5640_AEC_B60_STEP_H 0x3a0a /* default 0x00 -> 0x00 0x01 0x00 0x00 */
#define OV5640_AEC_B60_STEP_L 0x3a0b /* default 0xf6 -> 0xf6 0x18 0xf6 0xf6 */
#define OV5640_AEC_CTRL_0D 0x3a0d /* default 0x08 -> 0x06 0x03 0x03 0x03 */
#define OV5640_AEC_CTRL_0E 0x3a0e /* default 0x06 -> 0x06 0x04 0x04 0x04 */
#define OV5640_AEC_CTRL_13 0x3a13 /* default 0x40 -> all 0x43 */
#define OV5640_AEC_MAX_EXPO_H 0x3a14 /* default 0x0e -> 0x07 0x04 0x03 0x03 */
#define OV5640_AEC_MAX_EXPO_L 0x3a15 /* default 0x40 -> 0xb0 0xd0 0xd8 0xd8 */
#define OV5640_AEC_GAIN_CEILING_0 0x3a18 /* default 0x03 -> all 0x00 */
#define OV5640_AEC_GAIN_CEILING_1 0x3a19 /* default 0xE0 -> all 0xf8 */
/* 50/60Hz detector control [0x3C00 ~ 0x3C1E] */
#define OV5640_5060_CTRL_01 0x3c01 /* default 0x00 -> all 0x34 */
#define OV5640_5060_CTRL_04 0x3c04 /* default 0x20 -> all 0x28 */
#define OV5640_5060_CTRL_05 0x3c05 /* default 0x70 -> all 0x98 */
#define OV5640_5060_THRESHOLD_1_H 0x3c06 /* default 0x00 -> all 0x00 */
#define OV5640_5060_THRESHOLD_1_L 0x3c07 /* default 0x00 -> all 0x07 0x07 0x07 0x07 0x08 */
#define OV5640_5060_THRESHOLD_2_H 0x3c08 /* default 0x01 -> all 0x00 */
#define OV5640_5060_THRESHOLD_2_L 0x3c09 /* default 0x2c -> all 0x1c */
#define OV5640_5060_SAMPLE_NUM_H 0x3c0a /* default 0x4e -> all 0x9c */
#define OV5640_5060_SAMPLE_NUM_L 0x3c0b /* default 0x1f -> all 0x40 */
/* BLC Control [0x4000 ~ 0x4033] */
#define OV5640_BLC_CTRL_01 0x4001 /* default 0x00 -> 0x02 */
#define OV5640_BLC_CTRL_04 0x4004 /* default 0x08 -> 0x06 0x06 0x02 0x02 */
/* MIPI control [0x4800 ~ 0x4837] */
#define OV5640_MIPI_CTRL_00 0x4800 /* default 0x04 */
#define OV5640_MIPI_CTRL_01 0x4801 /* not use */
#define OV5640_MIPI_CTRL_05 0x4805 /* not use */
#define OV5640_MIPI_PCLK_PERIOD 0x4837 /* default 0x10 -> 0x0a 0x0a 0x10 0x44 */
/* Format Control [0x4300 ~ 0x430D] */
#define FMT_CTRL_00 0x4300 /* default 0xF8 -> all 0x32 */
/* Format Control */
#define FMT_YUV422 0x30
/* Output sequence */
#define OFMT_YUYV 0x00
#define OFMT_YVYU 0x01
#define OFMT_UYVY 0x02
#define OFMT_VYUY 0x03
/* ISP Control [0x5000 ~ 0x5063] */
#define OV5640_ISP_CTRL_00 0x5000 /* default 0x06 -> all 0xa7 */
#define OV5640_ISP_CTRL_01 0x5001 /* default 0x01 -> 0x83 0x83 0x83 0xa3 */
#define OV5640_ISP_MUX_CTRL 0x501F /* default 0x00 -> all 0x00 (000: ISP YUV422) */
#define OV5640_ISP_DEBUG_25 0x5025 /* default ---- -> all 0x00 */
#define OV5640_ISP_TEST 0x503D /* default 0x00 */
#define OV5640_ISP_DEBUG_3E 0x503E /* default ---- */
#define OV5640_ISP_DEBUG_46 0x5046 /* default ---- */
#define ISP_SCALE_DIGITAL 0x80 /* Special digital effect */
#define ISP_SCALE_EN 0x20 /* Scale enable */
#define ISP_AUTO_BALANCE_EN 0x01 /* Auto white balance enable */
#define ISP_COLOR_MATRIX_EN 0x02 /* Color matrix enable */
#define ISP_TEST_EN 0x80
#define ISP_TEST_00 0x00 /* 00: Standard eight color bar */
#define ISP_TEST_01 0x01 /* 01: Gradual change at vertical mode 1 */
#define ISP_TEST_10 0x02 /* 10: Gradual change at horizontal */
#define ISP_TEST_11 0x03 /* 11: Gradual change at vertical mode 2 */
#define ISP_TEST_TRANSPARENT 0x20 /* Transparent */
#define ISP_TEST_ROLLING 0x40 /* Rolling */
/* AWB Control [0x5180 ~ 0x51D0] */
#define OV5640_AWB_CTRL_00 0x5180 /* default 0xff */
#define OV5640_AWB_CTRL_01 0x5181 /* default 0x58 -> all 0xf2 */
#define OV5640_AWB_CTRL_02 0x5182 /* default 0x11 -> all 0x00 */
#define OV5640_AWB_CTRL_03 0x5183 /* default 0x90 -> all 0x14 */
#define OV5640_AWB_CTRL_04 0x5184 /* default 0x25 */
#define OV5640_AWB_CTRL_05 0x5185 /* default 0x24 */
#define OV5640_AWB_CTRL_06 0x5186 /* default ---- -> all 0x09 */
#define OV5640_AWB_CTRL_07 0x5187 /* default ---- -> all 0x09 */
#define OV5640_AWB_CTRL_08 0x5188 /* default ---- -> all 0x09 */
#define OV5640_AWB_CTRL_09 0x5189 /* default ---- -> all 0x75 */
#define OV5640_AWB_CTRL_10 0x518a /* default ---- -> all 0x54 */
#define OV5640_AWB_CTRL_11 0x518b /* default ---- -> all 0xe0 */
#define OV5640_AWB_CTRL_12 0x518c /* default ---- -> all 0xb2 */
#define OV5640_AWB_CTRL_13 0x518d /* default ---- -> all 0x42 */
#define OV5640_AWB_CTRL_14 0x518e /* default ---- -> all 0x3d */
#define OV5640_AWB_CTRL_15 0x518f /* default ---- -> all 0x56 */
#define OV5640_AWB_CTRL_16 0x5190 /* default ---- -> all 0x46 */
#define OV5640_AWB_CTRL_17 0x5191 /* default 0xff -> all 0xf8 */
#define OV5640_AWB_CTRL_18 0x5192 /* default 0x00 -> all 0x04 */
#define OV5640_AWB_CTRL_19 0x5193 /* default 0xf0 -> all 0x70 */
#define OV5640_AWB_CTRL_20 0x5194 /* default 0xf0 */
#define OV5640_AWB_CTRL_21 0x5195 /* default 0xf0 */
#define OV5640_AWB_CTRL_22 0x5196 /* default 0x03 */
#define OV5640_AWB_CTRL_23 0x5197 /* default 0x02 -> all 0x01 */
#define OV5640_AWB_CTRL_24 0x5198 /* default ---- -> all 0x04 */
#define OV5640_AWB_CTRL_25 0x5199 /* default ---- -> all 0x12 */
#define OV5640_AWB_CTRL_26 0x519a /* default ---- -> all 0x04 */
#define OV5640_AWB_CTRL_27 0x519b /* default ---- -> all 0x00 */
#define OV5640_AWB_CTRL_28 0x519c /* default ---- -> all 0x06 */
#define OV5640_AWB_CTRL_29 0x519d /* default ---- -> all 0x82 */
#define OV5640_AWB_CTRL_30 0x519e /* default 0x02 -> all 0x38 */
/* CIP Control [0x5300 ~ 0x530F] */
#define OV5640_CIP_SH_MT_THRES_1 0x5300 /* default 0x08 */
#define OV5640_CIP_SH_MT_THRES_2 0x5301 /* default 0x48 -> all 0x30 */
#define OV5640_CIP_SH_MT_OFFSET_1 0x5302 /* default 0x18 -> all 0x10 */
#define OV5640_CIP_SH_MT_OFFSET_2 0x5303 /* default 0x0e -> all 0x00 */
#define OV5640_CIP_DNS_THRES_1 0x5304 /* default 0x08 */
#define OV5640_CIP_DNS_THRES_2 0x5305 /* default 0x48 -> all 0x30 */
#define OV5640_CIP_DNS_OFFSET_1 0x5306 /* default 0x09 -> all 0x08 */
#define OV5640_CIP_DNS_OFFSET_2 0x5307 /* default 0x16 */
#define OV5640_CIP_SH_TH_THRES_1 0x5309 /* default 0x08 */
#define OV5640_CIP_SH_TH_THRES_2 0x530a /* default 0x48 -> all 0x30 */
#define OV5640_CIP_SH_TH_OFFSET_1 0x530b /* default 0x04 */
#define OV5640_CIP_SH_TH_OFFSET_2 0x530c /* default 0x06 */
/* CMX Control [0x5380 ~ 0x538B] */
#define OV5640_CMX1 0x5381 /* default 0x20 -> all 0x1e */
#define OV5640_CMX2 0x5382 /* default 0x64 -> all 0x5b */
#define OV5640_CMX3 0x5383 /* default 0x08 */
#define OV5640_CMX4 0x5384 /* default 0x30 -> all 0x0a */
#define OV5640_CMX5 0x5385 /* default 0x80 -> all 0x7e */
#define OV5640_CMX6 0x5386 /* default 0xc0 -> all 0x88 */
#define OV5640_CMX7 0x5387 /* default 0xa0 -> all 0x7c */
#define OV5640_CMX8 0x5388 /* default 0x98 -> all 0x6c */
#define OV5640_CMX9 0x5389 /* default 0x08 -> all 0x10 */
#define OV5640_CMX_SIGN_0 0x538A /* default 0x01 */
#define OV5640_CMX_SIGN_1 0x538B /* default 0x98 */
/* Gamma Control [0x5480 ~ 0x5490] */
#define OV5640_GAMMA_CTRL_00 0x5480 /* default 0x00 -> all 0x01 */
#define OV5640_GAMMA_YST_00 0x5481 /* default 0x26 -> all 0x08 */
#define OV5640_GAMMA_YST_01 0x5482 /* default 0x35 -> all 0x14 */
#define OV5640_GAMMA_YST_02 0x5483 /* default 0x48 -> all 0x28 */
#define OV5640_GAMMA_YST_03 0x5484 /* default 0x57 -> all 0x51 */
#define OV5640_GAMMA_YST_04 0x5485 /* default 0x63 -> all 0x65 */
#define OV5640_GAMMA_YST_05 0x5486 /* default 0x6e -> all 0x71 */
#define OV5640_GAMMA_YST_06 0x5487 /* default 0x77 -> all 0x7d */
#define OV5640_GAMMA_YST_07 0x5488 /* default 0x80 -> all 0x87 */
#define OV5640_GAMMA_YST_08 0x5489 /* default 0x88 -> all 0x91 */
#define OV5640_GAMMA_YST_09 0x548a /* default 0x96 -> all 0x9a */
#define OV5640_GAMMA_YST_0A 0x548b /* default 0xa3 -> all 0xaa */
#define OV5640_GAMMA_YST_0B 0x548c /* default 0xaf -> all 0xb8 */
#define OV5640_GAMMA_YST_0C 0x548d /* default 0xc5 -> all 0xcd */
#define OV5640_GAMMA_YST_0D 0x548e /* default 0xd7 -> all 0xdd */
#define OV5640_GAMMA_YST_0E 0x548f /* default 0xe8 -> all 0xea */
#define OV5640_GAMMA_YST_0F 0x5490 /* default 0x0f -> all 0x1d */
/* SDE Control [0x5580 ~ 0x558C] */
#define OV5640_SDE_CTRL_0 0x5580 /* default 0x00 -> all 0x02 */
#define OV5640_SDE_CTRL_3 0x5583 /* default 0x40 */
#define OV5640_SDE_CTRL_4 0x5584 /* default 0x40 -> all 0x10 */
#define OV5640_SDE_CTRL_9 0x5589 /* default 0x01 -> all 0x10 */
#define OV5640_SDE_CTRL_10 0x558a /* default 0x01 -> all 0x00 */
#define OV5640_SDE_CTRL_11 0x558b /* default 0xff -> all 0xf8 */
/* LENC Control [0x5800 ~ 0x5849] */
#define OV5640_LENC_GMTRX_00 0x5800 /* default 0x10 -> all 0x23 */
#define OV5640_LENC_GMTRX_01 0x5801 /* default 0x10 -> all 0x14 */
#define OV5640_LENC_GMTRX_02 0x5802 /* default 0x10 -> all 0x0f */
#define OV5640_LENC_GMTRX_03 0x5803 /* default 0x10 -> all 0x0f */
#define OV5640_LENC_GMTRX_04 0x5804 /* default 0x10 -> all 0x12 */
#define OV5640_LENC_GMTRX_05 0x5805 /* default 0x10 -> all 0x26 */
#define OV5640_LENC_GMTRX_10 0x5806 /* default 0x10 -> all 0x0c */
#define OV5640_LENC_GMTRX_11 0x5807 /* default 0x08 */
#define OV5640_LENC_GMTRX_12 0x5808 /* default 0x08 -> all 0x05 */
#define OV5640_LENC_GMTRX_13 0x5809 /* default 0x08 -> all 0x05 */
#define OV5640_LENC_GMTRX_14 0x580a /* default 0x08 -> all */
#define OV5640_LENC_GMTRX_15 0x580b /* default 0x10 -> all 0x0d */
#define OV5640_LENC_GMTRX_20 0x580c /* default 0x10 -> all 0x08 */
#define OV5640_LENC_GMTRX_21 0x580d /* default 0x08 -> all 0x03 */
#define OV5640_LENC_GMTRX_22 0x580e /* default 0x00 */
#define OV5640_LENC_GMTRX_23 0x580f /* default 0x00 */
#define OV5640_LENC_GMTRX_24 0x5810 /* default 0x08 -> all 0x03 */
#define OV5640_LENC_GMTRX_25 0x5811 /* default 0x10 -> all 0x09 */
#define OV5640_LENC_GMTRX_30 0x5812 /* default 0x10 -> all 0x07 */
#define OV5640_LENC_GMTRX_31 0x5813 /* default 0x08 -> all 0x03 */
#define OV5640_LENC_GMTRX_32 0x5814 /* default 0x00 */
#define OV5640_LENC_GMTRX_33 0x5815 /* default 0x00 -> all 0x01 */
#define OV5640_LENC_GMTRX_34 0x5816 /* default 0x08 -> all 0x03 */
#define OV5640_LENC_GMTRX_35 0x5817 /* default 0x10 -> all 0x08 */
#define OV5640_LENC_GMTRX_40 0x5818 /* default 0x10 -> all 0x0d */
#define OV5640_LENC_GMTRX_41 0x5819 /* default 0x08 */
#define OV5640_LENC_GMTRX_42 0x581a /* default 0x08 -> all 0x05 */
#define OV5640_LENC_GMTRX_43 0x581b /* default 0x08 -> all 0x06 */
#define OV5640_LENC_GMTRX_44 0x581c /* default 0x08 */
#define OV5640_LENC_GMTRX_45 0x581d /* default 0x10 -> all 0x0e */
#define OV5640_LENC_GMTRX_50 0x581e /* default 0x10 -> all 0x29 */
#define OV5640_LENC_GMTRX_51 0x581f /* default 0x10 -> all 0x17 */
#define OV5640_LENC_GMTRX_52 0x5820 /* default 0x10 -> all 0x11 */
#define OV5640_LENC_GMTRX_53 0x5821 /* default 0x10 -> all 0x11 */
#define OV5640_LENC_GMTRX_54 0x5822 /* default 0x10 -> all 0x15 */
#define OV5640_LENC_GMTRX_55 0x5823 /* default 0x10 -> all 0x28 */
#define OV5640_LENC_BRMATRX_00 0x5824 /* default 0xaa -> all 0x46 */
#define OV5640_LENC_BRMATRX_01 0x5825 /* default 0xaa -> all 0x26 */
#define OV5640_LENC_BRMATRX_02 0x5826 /* default 0xaa -> all 0x08 */
#define OV5640_LENC_BRMATRX_03 0x5827 /* default 0xaa -> all 0x26 */
#define OV5640_LENC_BRMATRX_04 0x5828 /* default 0xaa -> all 0x64 */
#define OV5640_LENC_BRMATRX_05 0x5829 /* default 0xaa -> all 0x26 */
#define OV5640_LENC_BRMATRX_06 0x582a /* default 0x99 -> all 0x24 */
#define OV5640_LENC_BRMATRX_07 0x582b /* default 0x99 -> all 0x22 */
#define OV5640_LENC_BRMATRX_08 0x582c /* default 0x99 -> all 0x24 */
#define OV5640_LENC_BRMATRX_09 0x582d /* default 0xaa -> all 0x24 */
#define OV5640_LENC_BRMATRX_20 0x582e /* default 0xaa -> all 0x06 */
#define OV5640_LENC_BRMATRX_21 0x582f /* default 0x99 -> all 0x22 */
#define OV5640_LENC_BRMATRX_22 0x5830 /* default 0x88 -> all 0x40 */
#define OV5640_LENC_BRMATRX_23 0x5831 /* default 0x99 -> all 0x42 */
#define OV5640_LENC_BRMATRX_24 0x5832 /* default 0xaa -> all 0x24 */
#define OV5640_LENC_BRMATRX_30 0x5833 /* default 0xaa -> all 0x26 */
#define OV5640_LENC_BRMATRX_31 0x5834 /* default 0x99 -> all 0x24 */
#define OV5640_LENC_BRMATRX_32 0x5835 /* default 0x99 -> all 0x22 */
#define OV5640_LENC_BRMATRX_33 0x5836 /* default 0x99 -> all 0x22 */
#define OV5640_LENC_BRMATRX_34 0x5837 /* default 0xaa -> all 0x26 */
#define OV5640_LENC_BRMATRX_40 0x5838 /* default 0xaa -> all 0x44 */
#define OV5640_LENC_BRMATRX_41 0x5839 /* default 0xaa -> all 0x24 */
#define OV5640_LENC_BRMATRX_42 0x583a /* default 0xaa -> all 0x26 */
#define OV5640_LENC_BRMATRX_43 0x583b /* default 0xaa -> all 0x28 */
#define OV5640_LENC_BRMATRX_44 0x583c /* default 0xaa -> all 0x42 */
#define OV5640_LENC_BR_OFFSET 0x583d /* default 0x88 -> all 0xce */
static struct ov5640_reg mode_2592x1944[] = {
/* PLL Control MIPI bit rate/lane = 672MHz, 16-bit mode.
* Output size: 2592x1944 (0, 0) - (2623, 1951),
* Line Length = 2844, Frame Length = 1968
* Scaling method: full resolution (dummy 16 pixel
* horizontal, 8 lines) 2608x1952 with dummy
*/
{OV5640_SC_PLL_CTRL0, 0x10 | MIPI_MODE_8BIT },
{OV5640_SC_PLL_CTRL1, 0x11},
{OV5640_SC_PLL_CTRL2, 0x7d}, /* default 0x69 PLL multipier */
{OV5640_SC_PLL_CTRL3, 0x03 | (1<<4) }, /* default 0x03 PLL divided by 2 */
{OV5640_MIPI_CTRL_00, 0x04},
{OV5640_MIPI_PCLK_PERIOD, 0x0a},
{OV5640_ISP_CTRL_00, 0xa7},
{OV5640_ISP_CTRL_01, 0x83},
{OV5640_ISP_MUX_CTRL, 0x00},
/* Timing Control */
{OV5640_TIMING_HS_H, OV5640_ADDR_H(0) },
{OV5640_TIMING_HS_L, OV5640_ADDR_L(0) },
{OV5640_TIMING_VS_H, OV5640_ADDR_H(0) },
{OV5640_TIMING_VS_L, OV5640_ADDR_L(0) },
{OV5640_TIMING_HW_H, OV5640_ADDR_H(2623) },
{OV5640_TIMING_HW_L, OV5640_ADDR_L(2623) },
{OV5640_TIMING_VH_H, OV5640_ADDR_H(1951) },
{OV5640_TIMING_VH_L, OV5640_ADDR_L(1951) },
{OV5640_TIMING_DVPHO_H, OV5640_WIDTH_H(2592) },
{OV5640_TIMING_DVPHO_L, OV5640_WIDTH_L(2592) },
{OV5640_TIMING_DVPVO_H, OV5640_HEIGHT_H(1944) },
{OV5640_TIMING_DVPVO_L, OV5640_HEIGHT_L(1944) },
{OV5640_TIMING_HTS_H, OV5640_HTS_H(2844) },
{OV5640_TIMING_HTS_L, OV5640_HTS_L(2844) },
{OV5640_TIMING_VTS_H, OV5640_VTS_H(1968) },
{OV5640_TIMING_VTS_L, OV5640_VTS_L(1968) },
{OV5640_TIMING_HOFFSET_H, OV5640_H_OFFSET_H(16) }, // (2623-2592-1)/2
{OV5640_TIMING_HOFFSET_L, OV5640_H_OFFSET_L(16) },
{OV5640_TIMING_VOFFSET_H, OV5640_V_OFFSET_H(4) }, // (1951-1944-1)/2
{OV5640_TIMING_VOFFSET_L, OV5640_V_OFFSET_L(4) },
{OV5640_TIMING_X_INC, 0x11},
{OV5640_TIMING_Y_INC, 0x11},
{OV5640_TIMING_REG20, 0x40},
{OV5640_TIMING_REG21, 0},
/* magic registers */
{0x3612, 0x2b},
{0x3618, 0x04},
{0x3708, 0x64},
{0x3709, 0x12},
{0x370c, 0x00},
/* AEC/AGC Power Down Domain Control */
{OV5640_AEC_MAX_EXPO60_H, 0x07},
{OV5640_AEC_MAX_EXPO60_L, 0xb0},
{OV5640_AEC_B50_STEP_H, 0x01},
{OV5640_AEC_B50_STEP_L, 0x27},
{OV5640_AEC_B60_STEP_H, 0x00},
{OV5640_AEC_B60_STEP_L, 0xf6},
{OV5640_AEC_CTRL_0E, 0x06},
{OV5640_AEC_CTRL_0D, 0x08},
{OV5640_AEC_MAX_EXPO_H, 0x07},
{OV5640_AEC_MAX_EXPO_L, 0xb0},
{OV5640_AEC_CTRL_13, 0x43},
{OV5640_AEC_GAIN_CEILING_0, 0x00},
{OV5640_AEC_GAIN_CEILING_1, 0xf8},
{OV5640_AEC_CTRL_0F, 0x30},
{OV5640_AEC_CTRL_10, 0x28},
{OV5640_AEC_CTRL_1B, 0x30},
{OV5640_AEC_CTRL_1E, 0x26},
{OV5640_AEC_CTRL_11, 0x60},
{OV5640_AEC_CTRL_1F, 0x14},
{OV5640_SYSTEM_CTRL, 0x02},
{OV5640_TABLE_END, 0x0000}
};
static struct ov5640_reg mode_1920x1080[] = {
/* PLL Control MIPI bit rate/lane = 672MHz, 16-bit mode.
* Output size: 1936x1088 (336, 426) - (2287, 1529),
* Line Length = 2500, Frame Length = 1120.
* Scaling method: cropping from full resolution
* 1936x1088 with dummy pixels
*/
{OV5640_SC_PLL_CTRL0, 0x10 | MIPI_MODE_8BIT },
{OV5640_SC_PLL_CTRL1, 0x11},
{OV5640_SC_PLL_CTRL2, 0x54}, /* default 0x69 PLL multipier */
{OV5640_SC_PLL_CTRL3, 0x03 | (1<<4) }, /* default 0x03 PLL divided by 2 */
{OV5640_MIPI_CTRL_00, 0x04},
{OV5640_MIPI_PCLK_PERIOD, 0x0a},
{OV5640_ISP_CTRL_00, 0xa7},
{OV5640_ISP_CTRL_01, 0x83},
{OV5640_ISP_MUX_CTRL, 0x00},
/* Timing Control */
{OV5640_TIMING_HS_H, OV5640_ADDR_H(336) },
{OV5640_TIMING_HS_L, OV5640_ADDR_L(336) },
{OV5640_TIMING_VS_H, OV5640_ADDR_H(426) },
{OV5640_TIMING_VS_L, OV5640_ADDR_L(426) },
{OV5640_TIMING_HW_H, OV5640_ADDR_H(2287) },
{OV5640_TIMING_HW_L, OV5640_ADDR_L(2287) },
{OV5640_TIMING_VH_H, OV5640_ADDR_H(1529) },
{OV5640_TIMING_VH_L, OV5640_ADDR_L(1529) },
{OV5640_TIMING_DVPHO_H, OV5640_WIDTH_H(1920) }, //1936
{OV5640_TIMING_DVPHO_L, OV5640_WIDTH_L(1920) },
{OV5640_TIMING_DVPVO_H, OV5640_HEIGHT_H(1080) }, //1088
{OV5640_TIMING_DVPVO_L, OV5640_HEIGHT_L(1080) },
{OV5640_TIMING_HTS_H, OV5640_HTS_H(2500) },
{OV5640_TIMING_HTS_L, OV5640_HTS_L(2500) },
{OV5640_TIMING_VTS_H, OV5640_VTS_H(1120) },
{OV5640_TIMING_VTS_L, OV5640_VTS_L(1120) },
{OV5640_TIMING_HOFFSET_H, OV5640_H_OFFSET_H(15) }, // (2287-336-1936-1)/2
{OV5640_TIMING_HOFFSET_L, OV5640_H_OFFSET_L(15) },
{OV5640_TIMING_VOFFSET_H, OV5640_V_OFFSET_H(11) }, // (1529-426-1088-1)/2
{OV5640_TIMING_VOFFSET_L, OV5640_V_OFFSET_L(11) },
{OV5640_TIMING_X_INC, 0x11},
{OV5640_TIMING_Y_INC, 0x11},
{OV5640_TIMING_REG20, 0x40},
{OV5640_TIMING_REG21, 0},
/* magic registers */
{0x3612, 0x2b},
{0x3618, 0x04},
{0x3708, 0x64},
{0x3709, 0x12},
{0x370c, 0x00},
/* AEC/AGC Power Down Domain Control */
{OV5640_AEC_MAX_EXPO60_H, 0x04},
{OV5640_AEC_MAX_EXPO60_L, 0x60},
{OV5640_AEC_B50_STEP_H, 0x01},
{OV5640_AEC_B50_STEP_L, 0x50},
{OV5640_AEC_B60_STEP_H, 0x01},
{OV5640_AEC_B60_STEP_L, 0x18},
{OV5640_AEC_CTRL_0E, 0x03},
{OV5640_AEC_CTRL_0D, 0x04},
{OV5640_AEC_MAX_EXPO_H, 0x04},
{OV5640_AEC_MAX_EXPO_L, 0x60},
{OV5640_AEC_CTRL_13, 0x43},
{OV5640_AEC_GAIN_CEILING_0, 0x00},
{OV5640_AEC_GAIN_CEILING_1, 0xf8},
{OV5640_AEC_CTRL_0F, 0x30},
{OV5640_AEC_CTRL_10, 0x28},
{OV5640_AEC_CTRL_1B, 0x30},
{OV5640_AEC_CTRL_1E, 0x26},
{OV5640_AEC_CTRL_11, 0x60},
{OV5640_AEC_CTRL_1F, 0x14},
{OV5640_SYSTEM_CTRL, 0x02},
{OV5640_TABLE_END, 0x0000}
};
static struct ov5640_reg mode_1280x960[] = {
/* PLL Control MIPI bit rate/lane = 448MHz, 16-bit mode.
* Output size: 1304x972 (0, 0) - (2623, 1951),
* Line Length = 1886, Frame Length = 990.
* Scaling method: subsampling in vertical and horizontal
* 1296x968 supports 2x2 binning
*/
{OV5640_SC_PLL_CTRL0, 0x10 | MIPI_MODE_8BIT },
{OV5640_SC_PLL_CTRL1, 0x21},
{OV5640_SC_PLL_CTRL2, 0x70}, /* default 0x69 PLL multipier */
{OV5640_SC_PLL_CTRL3, 0x03 | (1<<4) }, /* default 0x03 PLL divided by 2 */
{OV5640_MIPI_CTRL_00, 0x04},
{OV5640_MIPI_PCLK_PERIOD, 0x10},
{OV5640_ISP_CTRL_00, 0xa7},
{OV5640_ISP_CTRL_01, 0x83},
{OV5640_ISP_MUX_CTRL, 0x00},
/* Timing Control */
{OV5640_TIMING_HS_H, OV5640_ADDR_H(0) },
{OV5640_TIMING_HS_L, OV5640_ADDR_L(0) },
{OV5640_TIMING_VS_H, OV5640_ADDR_H(0) },
{OV5640_TIMING_VS_L, OV5640_ADDR_L(0) },
{OV5640_TIMING_HW_H, OV5640_ADDR_H(2623) },
{OV5640_TIMING_HW_L, OV5640_ADDR_L(2623) },
{OV5640_TIMING_VH_H, OV5640_ADDR_H(1951) },
{OV5640_TIMING_VH_L, OV5640_ADDR_L(1951) },
{OV5640_TIMING_DVPHO_H, OV5640_WIDTH_H(1280) },
{OV5640_TIMING_DVPHO_L, OV5640_WIDTH_L(1280) },
{OV5640_TIMING_DVPVO_H, OV5640_HEIGHT_H(960) },
{OV5640_TIMING_DVPVO_L, OV5640_HEIGHT_L(960) },
{OV5640_TIMING_HTS_H, OV5640_HTS_H(1886) },
{OV5640_TIMING_HTS_L, OV5640_HTS_L(1886) },
{OV5640_TIMING_VTS_H, OV5640_VTS_H(990) },
{OV5640_TIMING_VTS_L, OV5640_VTS_L(990) },
{OV5640_TIMING_HOFFSET_H, OV5640_H_OFFSET_H(31) }, // (2623-0-(1280*2)-1)/2
{OV5640_TIMING_HOFFSET_L, OV5640_H_OFFSET_L(31) },
{OV5640_TIMING_VOFFSET_H, OV5640_V_OFFSET_H(15) }, // (1951-0-(960*2)-1)/2
{OV5640_TIMING_VOFFSET_L, OV5640_V_OFFSET_L(15) },
{OV5640_TIMING_X_INC, 0x11 | (3<<4) },
{OV5640_TIMING_Y_INC, 0x11 | (3<<4) },
{OV5640_TIMING_REG20, 0x40},
{OV5640_TIMING_REG21, REG21_BINNING_EN},
/* magic registers */
{0x3612, 0x29},
{0x3618, 0x00},
{0x3708, 0x62},
{0x3709, 0x52},
{0x370c, 0x03},
/* AEC/AGC Power Down Domain Control */
{OV5640_AEC_MAX_EXPO60_H, 0x03},
{OV5640_AEC_MAX_EXPO60_L, 0xd8},
{OV5640_AEC_B50_STEP_H, 0x01},
{OV5640_AEC_B50_STEP_L, 0x27},
{OV5640_AEC_B60_STEP_H, 0x00},
{OV5640_AEC_B60_STEP_L, 0xf6},
{OV5640_AEC_CTRL_0E, 0x03},
{OV5640_AEC_CTRL_0D, 0x04},
{OV5640_AEC_MAX_EXPO_H, 0x03},
{OV5640_AEC_MAX_EXPO_L, 0xd8},
{OV5640_AEC_CTRL_13, 0x43},
{OV5640_AEC_GAIN_CEILING_0, 0x00},
{OV5640_AEC_GAIN_CEILING_1, 0xf8},
{OV5640_AEC_CTRL_0F, 0x30},
{OV5640_AEC_CTRL_10, 0x28},
{OV5640_AEC_CTRL_1B, 0x30},
{OV5640_AEC_CTRL_1E, 0x26},
{OV5640_AEC_CTRL_11, 0x60},
{OV5640_AEC_CTRL_1F, 0x14},
{OV5640_SYSTEM_CTRL, 0x02},
{OV5640_TABLE_END, 0x0000}
};
static struct ov5640_reg mode_640x480[] = {
/* PLL Control MIPI bit rate/lane = ?MHz, 16-bit mode.
* Output size: 640x480 (0, 4) - (2623, 1951),
* Line Length = 1896, Frame Length = 984.
* Scaling method: subsampling from 1280x960
* 648x484 with dummy
* supports 2x2 binning
*/
{OV5640_SC_PLL_CTRL0, 0x10 | MIPI_MODE_8BIT },
{OV5640_SC_PLL_CTRL1, 0x14},
{OV5640_SC_PLL_CTRL2, 0x70}, /* default 0x69 PLL multipier */
{OV5640_SC_PLL_CTRL3, 0x03 | (1<<4) }, /* default 0x03 PLL divided by 2 */
{OV5640_MIPI_CTRL_00, 0x04},
{OV5640_MIPI_PCLK_PERIOD, 0x44},
{OV5640_ISP_CTRL_00, 0xa7},
{OV5640_ISP_CTRL_01, 0x83 | ISP_SCALE_EN},
{OV5640_ISP_MUX_CTRL, 0x00},
/* Timing Control */
{OV5640_TIMING_HS_H, OV5640_ADDR_H(0) },
{OV5640_TIMING_HS_L, OV5640_ADDR_L(0) },
{OV5640_TIMING_VS_H, OV5640_ADDR_H(0) },
{OV5640_TIMING_VS_L, OV5640_ADDR_L(4) },
{OV5640_TIMING_HW_H, OV5640_ADDR_H(2623) },
{OV5640_TIMING_HW_L, OV5640_ADDR_L(2623) },
{OV5640_TIMING_VH_H, OV5640_ADDR_H(1947) },
{OV5640_TIMING_VH_L, OV5640_ADDR_L(1947) },
{OV5640_TIMING_DVPHO_H, OV5640_WIDTH_H(640) },
{OV5640_TIMING_DVPHO_L, OV5640_WIDTH_L(640) },
{OV5640_TIMING_DVPVO_H, OV5640_HEIGHT_H(480) },
{OV5640_TIMING_DVPVO_L, OV5640_HEIGHT_L(480) },
{OV5640_TIMING_HTS_H, OV5640_HTS_H(1896) },
{OV5640_TIMING_HTS_L, OV5640_HTS_L(1896) },
{OV5640_TIMING_VTS_H, OV5640_VTS_H(984) },
{OV5640_TIMING_VTS_L, OV5640_VTS_L(984) },
{OV5640_TIMING_HOFFSET_H, OV5640_H_OFFSET_H(31) }, // (2623-0-(640*2*2)-1)/2
{OV5640_TIMING_HOFFSET_L, OV5640_H_OFFSET_L(31) },
{OV5640_TIMING_VOFFSET_H, OV5640_V_OFFSET_H(11) }, // (1947-4-(480*2*2)-1)/2
{OV5640_TIMING_VOFFSET_L, OV5640_V_OFFSET_L(11) },
{OV5640_TIMING_X_INC, 0x11 | (3<<4) },
{OV5640_TIMING_Y_INC, 0x11 | (3<<4) },
{OV5640_TIMING_REG20, 0x40},
{OV5640_TIMING_REG21, REG21_BINNING_EN},
/* magic registers */
{0x3612, 0x29},
{0x3618, 0x00},
{0x3708, 0x64},
{0x3709, 0x52},
{0x370c, 0x03},
/* AEC/AGC Power Down Domain Control */
{OV5640_AEC_MAX_EXPO60_H, 0x03},
{OV5640_AEC_MAX_EXPO60_L, 0xd8},
{OV5640_AEC_B50_STEP_H, 0x01},
{OV5640_AEC_B50_STEP_L, 0x27},
{OV5640_AEC_B60_STEP_H, 0x00},
{OV5640_AEC_B60_STEP_L, 0xf6},
{OV5640_AEC_CTRL_0E, 0x03},
{OV5640_AEC_CTRL_0D, 0x04},
{OV5640_AEC_MAX_EXPO_H, 0x03},
{OV5640_AEC_MAX_EXPO_L, 0xd8},
{OV5640_AEC_CTRL_13, 0x43},
{OV5640_AEC_GAIN_CEILING_0, 0x00},
{OV5640_AEC_GAIN_CEILING_1, 0xf8},
{OV5640_AEC_CTRL_0F, 0x30},
{OV5640_AEC_CTRL_10, 0x28},
{OV5640_AEC_CTRL_1B, 0x30},
{OV5640_AEC_CTRL_1E, 0x26},
{OV5640_AEC_CTRL_11, 0x60},
{OV5640_AEC_CTRL_1F, 0x14},
{OV5640_SYSTEM_CTRL, 0x02},
{OV5640_TABLE_END, 0x0000},
};
static struct ov5640_reg mode_common_registers[] = {
/* SCCB Control */
{OV5640_SCCB_SYSTEM_CTRL, 0x03}, /* Clock from PLL */
{OV5640_SCCB_SCLK, 0x01}, /* PCLK = pll_clki, SCLK = pll_clki/2 */
/* System Control */
{OV5640_SYSTEM_CTRL, 0x02 | SYSTEM_CTRL_SRST }, /* Software reset */
{OV5640_TABLE_WAIT_MS, 5},
{OV5640_SYSTEM_CTRL, 0x02 | SYSTEM_CTRL_PDOWN }, /* Software power down */
{OV5640_SYSTEM_RESET_00, 0x00},
{OV5640_SYSTEM_RESET_01, 0x00},
{OV5640_SYSTEM_RESET_02, 0x1c},
{OV5640_SYSTEM_CLK_EN_00, 0xff},
{OV5640_SYSTEM_CLK_EN_02, 0xc3},
{OV5640_SYSTEM_MIPI_CTRL, 0x45},
{OV5640_SYSTEM_CTRL_2D, 0x60}, /* magic values */
{OV5640_SYSTEM_CTRL_2E, 0x08}, /* magic values */
/* Format Control */
{FMT_CTRL_00, FMT_YUV422 | OFMT_UYVY },
/* VCM Control */
/* {OV5640_VCM_DEBUG_MODE_0, 0x08},*/
/* {OV5640_VCM_DEBUG_MODE_1, 0x33},*/
/* 50/60Hz detector control */
{OV5640_5060_CTRL_01, 0x34},
{OV5640_5060_CTRL_04, 0x28},
{OV5640_5060_CTRL_05, 0x98},
{OV5640_5060_THRESHOLD_1_H, 0x00},
{OV5640_5060_THRESHOLD_1_L, 0x07},
{OV5640_5060_THRESHOLD_2_H, 0x00},
{OV5640_5060_THRESHOLD_2_L, 0x1c},
{OV5640_5060_SAMPLE_NUM_H, 0x9c},
{OV5640_5060_SAMPLE_NUM_L, 0x40},
/* BLC Control */
{OV5640_BLC_CTRL_01, 0x02},
{OV5640_BLC_CTRL_04, 0x06},
/* AWB Control */
{OV5640_AWB_CTRL_00, 0xff},
{OV5640_AWB_CTRL_01, 0xf2},
{OV5640_AWB_CTRL_02, 0x00},
{OV5640_AWB_CTRL_03, 0x14},
{OV5640_AWB_CTRL_04, 0x25},
{OV5640_AWB_CTRL_05, 0x24},
{OV5640_AWB_CTRL_06, 0x09},
{OV5640_AWB_CTRL_07, 0x09},
{OV5640_AWB_CTRL_08, 0x09},
{OV5640_AWB_CTRL_09, 0x75},
{OV5640_AWB_CTRL_10, 0x54},
{OV5640_AWB_CTRL_11, 0xe0},
{OV5640_AWB_CTRL_12, 0xb2},
{OV5640_AWB_CTRL_13, 0x42},
{OV5640_AWB_CTRL_14, 0x3d},
{OV5640_AWB_CTRL_15, 0x56},
{OV5640_AWB_CTRL_16, 0x46},
{OV5640_AWB_CTRL_17, 0xf8},
{OV5640_AWB_CTRL_18, 0x04},
{OV5640_AWB_CTRL_19, 0x70},
{OV5640_AWB_CTRL_20, 0xf0},
{OV5640_AWB_CTRL_21, 0xf0},
{OV5640_AWB_CTRL_22, 0x03},
{OV5640_AWB_CTRL_23, 0x01},
{OV5640_AWB_CTRL_24, 0x04},
{OV5640_AWB_CTRL_25, 0x12},
{OV5640_AWB_CTRL_26, 0x04},
{OV5640_AWB_CTRL_27, 0x00},
{OV5640_AWB_CTRL_28, 0x06},
{OV5640_AWB_CTRL_29, 0x82},
{OV5640_AWB_CTRL_30, 0x38},
/* CMX Control */
{OV5640_CMX1, 0x1e},
{OV5640_CMX2, 0x5b},
{OV5640_CMX3, 0x08},
{OV5640_CMX4, 0x0a},
{OV5640_CMX5, 0x7e},
{OV5640_CMX6, 0x88},
{OV5640_CMX7, 0x7c},
{OV5640_CMX8, 0x6c},
{OV5640_CMX9, 0x10},
{OV5640_CMX_SIGN_0, 0x01},
{OV5640_CMX_SIGN_1, 0x98},
/* CIP Control */
{OV5640_CIP_SH_MT_THRES_1, 0x08},
{OV5640_CIP_SH_MT_THRES_2, 0x30},
{OV5640_CIP_SH_MT_OFFSET_1, 0x10},
{OV5640_CIP_SH_MT_OFFSET_2, 0x00},
{OV5640_CIP_DNS_THRES_1, 0x08},
{OV5640_CIP_DNS_THRES_2, 0x30},
{OV5640_CIP_DNS_OFFSET_1, 0x08},
{OV5640_CIP_DNS_OFFSET_2, 0x16},
{OV5640_CIP_SH_TH_THRES_1, 0x08},
{OV5640_CIP_SH_TH_THRES_2, 0x30},
{OV5640_CIP_SH_TH_OFFSET_1, 0x04},
{OV5640_CIP_SH_TH_OFFSET_2, 0x06},
/* Gamma Control */
{OV5640_GAMMA_CTRL_00, 0x01},
{OV5640_GAMMA_YST_00, 0x08},
{OV5640_GAMMA_YST_01, 0x14},
{OV5640_GAMMA_YST_02, 0x28},
{OV5640_GAMMA_YST_03, 0x51},
{OV5640_GAMMA_YST_04, 0x65},
{OV5640_GAMMA_YST_05, 0x71},
{OV5640_GAMMA_YST_06, 0x7d},
{OV5640_GAMMA_YST_07, 0x87},
{OV5640_GAMMA_YST_08, 0x91},
{OV5640_GAMMA_YST_09, 0x9a},
{OV5640_GAMMA_YST_0A, 0xaa},
{OV5640_GAMMA_YST_0B, 0xb8},
{OV5640_GAMMA_YST_0C, 0xcd},
{OV5640_GAMMA_YST_0D, 0xdd},
{OV5640_GAMMA_YST_0E, 0xea},
{OV5640_GAMMA_YST_0F, 0x1d},
/* SDE Control */
{OV5640_SDE_CTRL_0, 0x02},
{OV5640_SDE_CTRL_3, 0x40},
{OV5640_SDE_CTRL_4, 0x10},
{OV5640_SDE_CTRL_9, 0x10},
{OV5640_SDE_CTRL_10, 0x00},
{OV5640_SDE_CTRL_11, 0xf8},
/* LENC Control */
{OV5640_LENC_GMTRX_00, 0x23},
{OV5640_LENC_GMTRX_01, 0x14},
{OV5640_LENC_GMTRX_02, 0x0f},
{OV5640_LENC_GMTRX_03, 0x0f},
{OV5640_LENC_GMTRX_04, 0x12},
{OV5640_LENC_GMTRX_05, 0x26},
{OV5640_LENC_GMTRX_10, 0x0c},
{OV5640_LENC_GMTRX_11, 0x08},
{OV5640_LENC_GMTRX_12, 0x05},
{OV5640_LENC_GMTRX_13, 0x05},
{OV5640_LENC_GMTRX_14, 0x08},
{OV5640_LENC_GMTRX_15, 0x0d},
{OV5640_LENC_GMTRX_20, 0x08},
{OV5640_LENC_GMTRX_21, 0x03},
{OV5640_LENC_GMTRX_22, 0x00},
{OV5640_LENC_GMTRX_23, 0x00},
{OV5640_LENC_GMTRX_24, 0x03},
{OV5640_LENC_GMTRX_25, 0x09},
{OV5640_LENC_GMTRX_30, 0x07},
{OV5640_LENC_GMTRX_31, 0x03},
{OV5640_LENC_GMTRX_32, 0x00},
{OV5640_LENC_GMTRX_33, 0x01},
{OV5640_LENC_GMTRX_34, 0x03},
{OV5640_LENC_GMTRX_35, 0x08},
{OV5640_LENC_GMTRX_40, 0x0d},
{OV5640_LENC_GMTRX_41, 0x08},
{OV5640_LENC_GMTRX_42, 0x05},
{OV5640_LENC_GMTRX_43, 0x06},
{OV5640_LENC_GMTRX_44, 0x08},
{OV5640_LENC_GMTRX_45, 0x0e},
{OV5640_LENC_GMTRX_50, 0x29},
{OV5640_LENC_GMTRX_51, 0x17},
{OV5640_LENC_GMTRX_52, 0x11},
{OV5640_LENC_GMTRX_53, 0x11},
{OV5640_LENC_GMTRX_54, 0x15},
{OV5640_LENC_GMTRX_55, 0x28},
{OV5640_LENC_BRMATRX_00, 0x46},
{OV5640_LENC_BRMATRX_01, 0x26},
{OV5640_LENC_BRMATRX_02, 0x08},
{OV5640_LENC_BRMATRX_03, 0x26},
{OV5640_LENC_BRMATRX_04, 0x64},
{OV5640_LENC_BRMATRX_05, 0x26},
{OV5640_LENC_BRMATRX_06, 0x24},
{OV5640_LENC_BRMATRX_07, 0x22},
{OV5640_LENC_BRMATRX_08, 0x24},
{OV5640_LENC_BRMATRX_09, 0x24},
{OV5640_LENC_BRMATRX_20, 0x06},
{OV5640_LENC_BRMATRX_21, 0x22},
{OV5640_LENC_BRMATRX_22, 0x40},
{OV5640_LENC_BRMATRX_23, 0x42},
{OV5640_LENC_BRMATRX_24, 0x24},
{OV5640_LENC_BRMATRX_30, 0x26},
{OV5640_LENC_BRMATRX_31, 0x24},
{OV5640_LENC_BRMATRX_32, 0x22},
{OV5640_LENC_BRMATRX_33, 0x22},
{OV5640_LENC_BRMATRX_34, 0x26},
{OV5640_LENC_BRMATRX_40, 0x44},
{OV5640_LENC_BRMATRX_41, 0x24},
{OV5640_LENC_BRMATRX_42, 0x26},
{OV5640_LENC_BRMATRX_43, 0x28},
{OV5640_LENC_BRMATRX_44, 0x42},
{OV5640_LENC_BR_OFFSET, 0xce},
/* magic registers */
{0x3620, 0x52},
{0x3621, 0xe0},
{0x3622, 0x01},
{0x3630, 0x36},
{0x3631, 0x0e},
{0x3632, 0xe2},
{0x3633, 0x12},
{0x3634, 0x40},
{0x3635, 0x13},
{0x3636, 0x03},
{0x3703, 0x5a},
{0x3704, 0xa0},
{0x3705, 0x1a},
{0x370b, 0x60},
{0x3715, 0x78},
{0x3717, 0x01},
{0x371b, 0x20},
{0x3731, 0x12},
{0x3901, 0x0a},
{0x3905, 0x02},
{0x3906, 0x10},
{0x471c, 0x50},
{OV5640_TABLE_END, 0x0000},
};
enum {
OV5640_MODE_640x480,
OV5640_MODE_1280x960,
OV5640_MODE_1920x1080,
OV5640_MODE_2592x1944,
OV5640_SIZE_LAST,
};
static struct ov5640_reg *mode_table[] = {
[OV5640_MODE_640x480] = mode_640x480,
[OV5640_MODE_1280x960] = mode_1280x960,
[OV5640_MODE_1920x1080] = mode_1920x1080,
[OV5640_MODE_2592x1944] = mode_2592x1944,
};
static int test_pattern;
module_param(test_pattern, int, 0644);
static struct ov5640_reg tp_cbars[] = {
{OV5640_ISP_TEST, ISP_TEST_EN | ISP_TEST_00 | ISP_TEST_TRANSPARENT | ISP_TEST_ROLLING },
{OV5640_ISP_DEBUG_3E, 0x00},
{OV5640_ISP_DEBUG_46, 0x01},
{OV5640_TABLE_END, 0x0000}
};
#define to_ov5640(sd) container_of(sd, struct ov5640_priv, subdev)
#define SIZEOF_I2C_TRANSBUF 32
struct ov5640_priv {
struct v4l2_subdev subdev;
struct v4l2_mbus_framefmt mf;
int ident;
u16 chip_id;
u8 revision;
int mode;
struct i2c_client *client;
u8 i2c_trans_buf[SIZEOF_I2C_TRANSBUF];
};
static enum v4l2_mbus_pixelcode ov5640_codes[] = {
V4L2_MBUS_FMT_UYVY8_2X8,
};
static const struct v4l2_frmsize_discrete ov5640_frmsizes[OV5640_SIZE_LAST] = {
{640, 480},
{1280, 960},
{1920, 1080},
{2592, 1944},
};
static int ov5640_find_mode(u32 width, u32 height)
{
int i;
for (i = 0; i < OV5640_SIZE_LAST; i++) {
if ((ov5640_frmsizes[i].width >= width) &&
(ov5640_frmsizes[i].height >= height))
break;
}
/* If not found, select biggest */
if (i >= OV5640_SIZE_LAST)
i = OV5640_SIZE_LAST - 1;
return i;
}
static int ov5640_read_reg(struct i2c_client *client, u16 addr, u8 *val)
{
int err;
struct i2c_msg msg[2];
unsigned char data[3];
if (!client->adapter)
return -ENODEV;
msg[0].addr = client->addr;
msg[0].flags = 0;
msg[0].len = 2;
msg[0].buf = data;
/* high byte goes out first */
data[0] = (u8) (addr >> 8);
data[1] = (u8) (addr & 0xff);
msg[1].addr = client->addr;
msg[1].flags = I2C_M_RD;
msg[1].len = 1;
msg[1].buf = data + 2;
err = i2c_transfer(client->adapter, msg, 2);
if (err != 2)
return -EINVAL;
*val = data[2];
return 0;
}
static int ov5640_write_reg(struct i2c_client *client, u16 addr, u8 value)
{
int count;
struct i2c_msg msg[1];
unsigned char data[4];
if (!client->adapter)
return -ENODEV;
data[0] = addr;
data[1] = (u8) (addr & 0xff);
data[2] = value;
msg[0].addr = client->addr;
msg[0].flags = 0;
msg[0].len = 3;
msg[0].buf = data;
count = i2c_transfer(client->adapter, msg, ARRAY_SIZE(msg));
if (count == ARRAY_SIZE(msg)) {
return 0;
}
dev_err(&client->dev,
"ov5840: i2c transfer failed, addr: %x, value: %02x\n",
addr, (u32)value);
return -EIO;
}
static int ov5640_write_bulk_reg(struct i2c_client *client, u8 *data, int len)
{
int err;
struct i2c_msg msg;
if (!client->adapter)
return -ENODEV;
msg.addr = client->addr;
msg.flags = 0;
msg.len = len;
msg.buf = data;
err = i2c_transfer(client->adapter, &msg, 1);
if (err == 1)
return 0;
dev_err(&client->dev, "ov5640: i2c transfer failed at %x\n",
(int)data[0] << 8 | data[1]);
return err;
}
static int ov5640_write_table(struct ov5640_priv *priv,
struct ov5640_reg table[])
{
int err;
struct ov5640_reg *next, *n_next;
u8 *b_ptr = priv->i2c_trans_buf;
unsigned int buf_filled = 0;
u16 val;
for (next = table; next->addr != OV5640_TABLE_END; next++) {
if (next->addr == OV5640_TABLE_WAIT_MS) {
msleep(next->val);
continue;
}
val = next->val;
if (!buf_filled) {
b_ptr = priv->i2c_trans_buf;
*b_ptr++ = next->addr >> 8;
*b_ptr++ = next->addr & 0xff;
buf_filled = 2;
}
*b_ptr++ = val;
buf_filled++;
n_next = next + 1;
if (n_next->addr != OV5640_TABLE_END &&
n_next->addr != OV5640_TABLE_WAIT_MS &&
buf_filled < SIZEOF_I2C_TRANSBUF &&
n_next->addr == next->addr + 1) {
continue;
}
err = ov5640_write_bulk_reg(priv->client,
priv->i2c_trans_buf, buf_filled);
if (err)
return err;
buf_filled = 0;
}
return 0;
}
static void ov5640_set_default_fmt(struct ov5640_priv *priv)
{
struct v4l2_mbus_framefmt *mf = &priv->mf;
mf->width = ov5640_frmsizes[OV5640_MODE_2592x1944].width;
mf->height = ov5640_frmsizes[OV5640_MODE_2592x1944].height;
mf->code = V4L2_MBUS_FMT_UYVY8_2X8;
mf->field = V4L2_FIELD_NONE;
mf->colorspace = V4L2_COLORSPACE_SRGB;
}
/* Start/Stop streaming from the device */
static int ov5640_s_stream(struct v4l2_subdev *sd, int enable)
{
struct ov5640_priv *priv = to_ov5640(sd);
int ret = 0;
if (!enable) {
ov5640_set_default_fmt(priv);
return 0;
}
ret = ov5640_write_table(priv, mode_common_registers);
if (ret)
return ret;
ret = ov5640_write_table(priv, mode_table[priv->mode]);
if (ret)
return ret;
if (test_pattern == 1) {
ret = ov5640_write_table(priv, tp_cbars);
if (ret)
return ret;
}
return ret;
}
static int ov5640_try_fmt(struct v4l2_subdev *sd,
struct v4l2_mbus_framefmt *mf)
{
int mode;
mode = ov5640_find_mode(mf->width, mf->height);
mf->width = ov5640_frmsizes[mode].width;
mf->height = ov5640_frmsizes[mode].height;
mf->field = V4L2_FIELD_NONE;
mf->code = V4L2_MBUS_FMT_UYVY8_2X8;
mf->colorspace = V4L2_COLORSPACE_SRGB;
return 0;
}
/* set the format we will capture in */
static int ov5640_s_fmt(struct v4l2_subdev *sd,
struct v4l2_mbus_framefmt *mf)
{
struct ov5640_priv *priv = to_ov5640(sd);
int ret;
ret = ov5640_try_fmt(sd, mf);
if (ret < 0)
return ret;
priv->mode = ov5640_find_mode(mf->width, mf->height);
memcpy(&priv->mf, mf, sizeof(struct v4l2_mbus_framefmt));
return 0;
}
static int ov5640_s_power(struct v4l2_subdev *sd, int on)
{
struct ov5640_priv *priv = to_ov5640(sd);
struct i2c_client *client = v4l2_get_subdevdata(sd);
struct soc_camera_subdev_desc *scsd = soc_camera_i2c_to_desc(client);
if (on)
ov5640_s_fmt(sd, &priv->mf);
return soc_camera_set_power(&client->dev, scsd, on);
}
static int ov5640_enum_fmt(struct v4l2_subdev *sd, unsigned int index,
enum v4l2_mbus_pixelcode *code)
{
if (index >= ARRAY_SIZE(ov5640_codes))
return -EINVAL;
*code = ov5640_codes[index];
return 0;
}
static int ov5640_cropcap(struct v4l2_subdev *sd, struct v4l2_cropcap *a)
{
a->bounds.left = 0;
a->bounds.top = 0;
a->bounds.width = ov5640_frmsizes[OV5640_MODE_2592x1944].width;
a->bounds.height = ov5640_frmsizes[OV5640_MODE_2592x1944].height;
a->defrect = a->bounds;
a->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
a->pixelaspect.numerator = 1;
a->pixelaspect.denominator = 1;
return 0;
}
static int ov5640_g_crop(struct v4l2_subdev *sd, struct v4l2_crop *a)
{
a->c.left = 0;
a->c.top = 0;
a->c.width = ov5640_frmsizes[OV5640_MODE_2592x1944].width;
a->c.height = ov5640_frmsizes[OV5640_MODE_2592x1944].height;
a->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
return 0;
}
static int ov5640_querystd(struct v4l2_subdev *sd, v4l2_std_id *std)
{
return 0;
}
/* Get chip identification */
static int ov5640_g_chip_ident(struct v4l2_subdev *sd,
struct v4l2_dbg_chip_ident *id)
{
struct ov5640_priv *priv = to_ov5640(sd);
id->ident = priv->ident;
id->revision = priv->revision;
return 0;
}
#ifdef CONFIG_VIDEO_ADV_DEBUG
static int ov5640_get_register(struct v4l2_subdev *sd,
struct v4l2_dbg_register *reg)
{
struct i2c_client *client = v4l2_get_subdevdata(sd);
int ret;
u8 val;
if (reg->reg & ~0xffff)
return -EINVAL;
reg->size = 2;
ret = ov5640_read_reg(client, reg->reg, &val);
if (ret)
return ret;
reg->val = (__u64)val;
return ret;
}
static int ov5640_set_register(struct v4l2_subdev *sd,
struct v4l2_dbg_register *reg)
{
struct i2c_client *client = v4l2_get_subdevdata(sd);
if (reg->reg & ~0xffff || reg->val & ~0xff)
return -EINVAL;
return ov5640_write_reg(client, reg->reg, reg->val);
}
#endif
static struct v4l2_subdev_video_ops ov5640_video_ops = {
.s_stream = ov5640_s_stream,
.s_mbus_fmt = ov5640_s_fmt,
.try_mbus_fmt = ov5640_try_fmt,
.enum_mbus_fmt = ov5640_enum_fmt,
.cropcap = ov5640_cropcap,
.g_crop = ov5640_g_crop,
.querystd = ov5640_querystd,
};
static struct v4l2_subdev_core_ops ov5640_core_ops = {
.g_chip_ident = ov5640_g_chip_ident,
.s_power = ov5640_s_power,
#ifdef CONFIG_VIDEO_ADV_DEBUG
.g_register = ov5640_get_register,
.s_register = ov5640_set_register,
#endif
};
static struct v4l2_subdev_ops ov5640_subdev_ops = {
.core = &ov5640_core_ops,
.video = &ov5640_video_ops,
};
/*
* i2c_driver function
*/
static int ov5640_probe(struct i2c_client *client,
const struct i2c_device_id *did)
{
struct ov5640_priv *priv;
struct soc_camera_subdev_desc *scsd;
u8 chip_id_hi, chip_id_lo;
int ret;
/* Checking soc-camera interface */
scsd = soc_camera_i2c_to_desc(client);
if (!scsd) {
dev_err(&client->dev, "Missing soc_camera_link for driver\n");
return -EINVAL;
}
priv = devm_kzalloc(&client->dev, sizeof(struct ov5640_priv),
GFP_KERNEL);
if (!priv) {
dev_err(&client->dev, "Failed to allocate private data!\n");
return -ENOMEM;
}
v4l2_i2c_subdev_init(&priv->subdev, client, &ov5640_subdev_ops);
priv->client = client;
priv->ident = V4L2_IDENT_OV5640;
/*
* check and show product ID and manufacturer ID
*/
soc_camera_power_on(&client->dev, scsd);
ret = ov5640_read_reg(client, OV5640_CHIP_ID_H, &chip_id_hi);
if (ret < 0) {
dev_err(&client->dev, "Failure to read Chip ID (high byte)\n");
return ret;
}
ret = ov5640_read_reg(client, OV5640_CHIP_ID_L, &chip_id_lo);
if (ret < 0) {
dev_err(&client->dev, "Failure to read Chip ID (low byte)\n");
return ret;
}
priv->chip_id = (chip_id_hi << 8) | chip_id_lo;
if (priv->chip_id != 0x5640) {
dev_err(&client->dev, "Chip ID: %x not supported!\n",
priv->chip_id);
ret = -ENODEV;
return ret;
}
soc_camera_power_off(&client->dev, scsd);
ov5640_set_default_fmt(priv);
dev_info(&client->dev, "Chip ID 0x%04x\n", priv->chip_id);
return ret;
}
static int ov5640_remove(struct i2c_client *client)
{
return 0;
}
static const struct i2c_device_id ov5640_id[] = {
{ "ov5640", 0 },
{ }
};
MODULE_DEVICE_TABLE(i2c, ov5640_id);
static struct i2c_driver ov5640_i2c_driver = {
.driver = {
.name = "ov5640",
},
.probe = ov5640_probe,
.remove = ov5640_remove,
.id_table = ov5640_id,
};
static int __init ov5640_module_init(void)
{
return i2c_add_driver(&ov5640_i2c_driver);
}
static void __exit ov5640_module_exit(void)
{
i2c_del_driver(&ov5640_i2c_driver);
}
module_init(ov5640_module_init);
module_exit(ov5640_module_exit);
MODULE_DESCRIPTION("SoC Camera driver for OmniVision OV5640");
MODULE_AUTHOR("Andrew Chew <achew@nvidia.com>");
MODULE_LICENSE("GPL v2");
|