blob: d7b7f127f74c88ae4ac301b12d5524211b9645d3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
|
/*
* Copyright (C) 2005-2010 Freescale Semiconductor, Inc. All Rights Reserved.
*/
/*
* The code contained herein is licensed under the GNU General Public
* License. You may obtain a copy of the GNU General Public License
* Version 2 or later at the following locations:
*
* http://www.opensource.org/licenses/gpl-license.html
* http://www.gnu.org/copyleft/gpl.html
*/
/*!
* @file rng_rngc.h
*
* Definition of the registers for the RNGB and RNGC. The names start with
* RNGC where they are in common or relate only to the RNGC; the RNGB-only
* definitions begin with RNGB.
*
*/
#ifndef RNG_RNGC_H
#define RNG_RNGC_H
#define RNGC_VERSION_MAJOR3 3
/*! @defgroup rngcregs RNGB/RNGC Registers
* These are the definitions for the RNG registers and their offsets
* within the RNG. They are used in the @c register_offset parameter of
* #rng_read_register() and #rng_write_register().
*
* @ingroup RNG
*/
/*! @addtogroup rngcregs */
/*! @{ */
/*! RNGC Version ID Register R/W */
#define RNGC_VERSION_ID 0x0000
/*! RNGC Command Register R/W */
#define RNGC_COMMAND 0x0004
/*! RNGC Control Register R/W */
#define RNGC_CONTROL 0x0008
/*! RNGC Status Register R */
#define RNGC_STATUS 0x000C
/*! RNGC Error Status Register R */
#define RNGC_ERROR 0x0010
/*! RNGC FIFO Register W */
#define RNGC_FIFO 0x0014
/*! Undefined */
#define RNGC_UNDEF_18 0x0018
/*! RNGB Entropy Register W */
#define RNGB_ENTROPY 0x0018
/*! Undefined */
#define RNGC_UNDEF_1C 0x001C
/*! RNGC Verification Control Register1 R/W */
#define RNGC_VERIFICATION_CONTROL 0x0020
/*! Undefined */
#define RNGC_UNDEF_24 0x0024
/*! RNGB XKEY Data Register R */
#define RNGB_XKEY 0x0024
/*! RNGC Oscillator Counter Control Register1 R/W */
#define RNGC_OSC_COUNTER_CONTROL 0x0028
/*! RNGC Oscillator Counter Register1 R */
#define RNGC_OSC_COUNTER 0x002C
/*! RNGC Oscillator Counter Status Register1 R */
#define RNGC_OSC_COUNTER_STATUS 0x0030
/*! @} */
/*! @defgroup rngcveridreg RNGB/RNGC Version ID Register Definitions
* @ingroup RNG
*/
/*! @addtogroup rngcveridreg */
/*! @{ */
/*! These bits are unimplemented or reserved */
#define RNGC_VERID_ZEROS_MASK 0x0f000000
/*! Mask for RNG TYPE */
#define RNGC_VERID_RNG_TYPE_MASK 0xf0000000
/*! Shift to make RNG TYPE be LSB */
#define RNGC_VERID_RNG_TYPE_SHIFT 28
/*! Mask for RNG Chip Version */
#define RNGC_VERID_CHIP_VERSION_MASK 0x00ff0000
/*! Shift to make RNG Chip version be LSB */
#define RNGC_VERID_CHIP_VERSION_SHIFT 16
/*! Mask for RNG Major Version */
#define RNGC_VERID_VERSION_MAJOR_MASK 0x0000ff00
/*! Shift to make RNG Major version be LSB */
#define RNGC_VERID_VERSION_MAJOR_SHIFT 8
/*! Mask for RNG Minor Version */
#define RNGC_VERID_VERSION_MINOR_MASK 0x000000ff
/*! Shift to make RNG Minor version be LSB */
#define RNGC_VERID_VERSION_MINOR_SHIFT 0
/*! @} */
/*! @defgroup rngccommandreg RNGB/RNGC Command Register Definitions
* @ingroup RNG
*/
/*! @addtogroup rngccommandreg */
/*! @{ */
/*! These bits are unimplemented or reserved. */
#define RNGC_COMMAND_ZEROS_MASK 0xffffff8c
/*! Perform a software reset of the RNGC. */
#define RNGC_COMMAND_SOFTWARE_RESET 0x00000040
/*! Clear error from Error Status register (and interrupt). */
#define RNGC_COMMAND_CLEAR_ERROR 0x00000020
/*! Clear interrupt & status. */
#define RNGC_COMMAND_CLEAR_INTERRUPT 0x00000010
/*! Start RNGC seed generation. */
#define RNGC_COMMAND_SEED 0x00000002
/*! Perform a self test of (and reset) the RNGC. */
#define RNGC_COMMAND_SELF_TEST 0x00000001
/*! @} */
/*! @defgroup rngccontrolreg RNGB/RNGC Control Register Definitions
* @ingroup RNG
*/
/*! @addtogroup rngccontrolreg */
/*! @{ */
/*! These bits are unimplemented or reserved */
#define RNGC_CONTROL_ZEROS_MASK 0xfffffc8c
/*! Allow access to verification registers. */
#define RNGC_CONTROL_CTL_ACC 0x00000200
/*! Put RNGC into deterministic verifcation mode. */
#define RNGC_CONTROL_VERIF_MODE 0x00000100
/*! Prevent RNGC from generating interrupts caused by errors. */
#define RNGC_CONTROL_MASK_ERROR 0x00000040
/*!
* Prevent RNGB/RNGC from generating interrupts after Seed Done or Self Test
* Mode completion.
*/
#define RNGC_CONTROL_MASK_DONE 0x00000020
/*! Allow RNGC to generate a new seed whenever it is needed. */
#define RNGC_CONTROL_AUTO_SEED 0x00000010
/*! Set FIFO Underflow Response.*/
#define RNGC_CONTROL_FIFO_UFLOW_MASK 0x00000003
/*! Shift value to make FIFO Underflow Response be LSB. */
#define RNGC_CONTROL_FIFO_UFLOW_SHIFT 0
/*! @} */
/*! @{ */
/*! FIFO Underflow should cause ... */
#define RNGC_CONTROL_FIFO_UFLOW_ZEROS_ERROR 0
/*! FIFO Underflow should cause ... */
#define RNGC_CONTROL_FIFO_UFLOW_ZEROS_ERROR2 1
/*! FIFO Underflow should cause ... */
#define RNGC_CONTROL_FIFO_UFLOW_BUS_XFR 2
/*! FIFO Underflow should cause ... */
#define RNGC_CONTROL_FIFO_UFLOW_ZEROS_INTR 3
/*! @} */
/*! @defgroup rngcstatusreg RNGB/RNGC Status Register Definitions
* @ingroup RNG
*/
/*! @addtogroup rngcstatusreg */
/*! @{ */
/*! Unused or MBZ. */
#define RNGC_STATUS_ZEROS_MASK 0x003e0080
/*!
* Statistical tests pass-fail. Individual bits on indicate failure of a
* particular test.
*/
#define RNGC_STATUS_STAT_TEST_PF_MASK 0xff000000
/*! Mask to get Statistical PF to be LSB. */
#define RNGC_STATUS_STAT_TEST_PF_SHIFT 24
/*!
* Self tests pass-fail. Individual bits on indicate failure of a
* particular test.
*/
#define RNGC_STATUS_ST_PF_MASK 0x00c00000
/*! Shift value to get Self Test PF field to be LSB. */
#define RNGC_STATUS_ST_PF_SHIFT 22
/* TRNG Self test pass-fail */
#define RNGC_STATUS_ST_PF_TRNG 0x00800000
/* PRNG Self test pass-fail */
#define RNGC_STATUS_ST_PF_PRNG 0x00400000
/*! Error detected in RNGC. See Error Status register. */
#define RNGC_STATUS_ERROR 0x00010000
/*! Size of the internal FIFO in 32-bit words. */
#define RNGC_STATUS_FIFO_SIZE_MASK 0x0000f000
/*! Shift value to get FIFO Size to be LSB. */
#define RNGC_STATUS_FIFO_SIZE_SHIFT 12
/*! The level (available data) of the internal FIFO in 32-bit words. */
#define RNGC_STATUS_FIFO_LEVEL_MASK 0x00000f00
/*! Shift value to get FIFO Level to be LSB. */
#define RNGC_STATUS_FIFO_LEVEL_SHIFT 8
/*! A new seed is ready for use. */
#define RNGC_STATUS_NEXT_SEED_DONE 0x00000040
/*! The first seed has been generated. */
#define RNGC_STATUS_SEED_DONE 0x00000020
/*! Self Test has been completed. */
#define RNGC_STATUS_ST_DONE 0x00000010
/*! Reseed is necessary. */
#define RNGC_STATUS_RESEED 0x00000008
/*! RNGC is sleeping. */
#define RNGC_STATUS_SLEEP 0x00000004
/*! RNGC is currently generating numbers, seeding, generating next seed, or
performing a self test. */
#define RNGC_STATUS_BUSY 0x00000002
/*! RNGC is in secure state. */
#define RNGC_STATUS_SEC_STATE 0x00000001
/*! @} */
/*! @defgroup rngcerrstatusreg RNGB/RNGC Error Status Register Definitions
* @ingroup RNG
*/
/*! @addtogroup rngcerrstatusreg */
/*! @{ */
/*! Unused or MBZ. */
#define RNGC_ERROR_STATUS_ZEROS_MASK 0xffffff80
/*! Bad Key Error Status */
#define RNGC_ERROR_STATUS_BAD_KEY 0x00000040
/*! Random Compare Error. Previous number matched the current number. */
#define RNGC_ERROR_STATUS_RAND_ERR 0x00000020
/*! FIFO Underflow. FIFO was read while empty. */
#define RNGC_ERROR_STATUS_FIFO_ERR 0x00000010
/*! Statistic Error Statistic Test failed for the last seed. */
#define RNGC_ERROR_STATUS_STAT_ERR 0x00000008
/*! Self-test error. Some self test has failed. */
#define RNGC_ERROR_STATUS_ST_ERR 0x00000004
/*!
* Oscillator Error. The oscillator may be broken. Clear by hard or soft
* reset.
*/
#define RNGC_ERROR_STATUS_OSC_ERR 0x00000002
/*! LFSR Error. Clear by hard or soft reset. */
#define RNGC_ERROR_STATUS_LFSR_ERR 0x00000001
/*! @} */
/*! Total address space of the RNGB/RNGC registers, in bytes */
#define RNG_ADDRESS_RANGE 0x34
#endif /* RNG_RNGC_H */
|
