1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
|
/*
* Broadcom PCI-SPI Host Controller Register Definitions
*
* Copyright (C) 1999-2011, Broadcom Corporation
*
* Unless you and Broadcom execute a separate written software license
* agreement governing use of this software, this software is licensed to you
* under the terms of the GNU General Public License version 2 (the "GPL"),
* available at http://www.broadcom.com/licenses/GPLv2.php, with the
* following added to such license:
*
* As a special exception, the copyright holders of this software give you
* permission to link this software with independent modules, and to copy and
* distribute the resulting executable under terms of your choice, provided that
* you also meet, for each linked independent module, the terms and conditions of
* the license of that module. An independent module is a module which is not
* derived from this software. The special exception does not apply to any
* modifications of the software.
*
* Notwithstanding the above, under no circumstances may you combine this
* software in any way with any other Broadcom software provided under a license
* other than the GPL, without Broadcom's express prior written consent.
*
* $Id: bcmpcispi.h 277737 2011-08-16 17:54:59Z $
*/
#ifndef _BCM_PCI_SPI_H
#define _BCM_PCI_SPI_H
/* cpp contortions to concatenate w/arg prescan */
#ifndef PAD
#define _PADLINE(line) pad ## line
#define _XSTR(line) _PADLINE(line)
#define PAD _XSTR(__LINE__)
#endif /* PAD */
typedef volatile struct {
uint32 spih_ctrl; /* 0x00 SPI Control Register */
uint32 spih_stat; /* 0x04 SPI Status Register */
uint32 spih_data; /* 0x08 SPI Data Register, 32-bits wide */
uint32 spih_ext; /* 0x0C SPI Extension Register */
uint32 PAD[4]; /* 0x10-0x1F PADDING */
uint32 spih_gpio_ctrl; /* 0x20 SPI GPIO Control Register */
uint32 spih_gpio_data; /* 0x24 SPI GPIO Data Register */
uint32 PAD[6]; /* 0x28-0x3F PADDING */
uint32 spih_int_edge; /* 0x40 SPI Interrupt Edge Register (0=Level, 1=Edge) */
uint32 spih_int_pol; /* 0x44 SPI Interrupt Polarity Register (0=Active Low, */
/* 1=Active High) */
uint32 spih_int_mask; /* 0x48 SPI Interrupt Mask */
uint32 spih_int_status; /* 0x4C SPI Interrupt Status */
uint32 PAD[4]; /* 0x50-0x5F PADDING */
uint32 spih_hex_disp; /* 0x60 SPI 4-digit hex display value */
uint32 spih_current_ma; /* 0x64 SPI SD card current consumption in mA */
uint32 PAD[1]; /* 0x68 PADDING */
uint32 spih_disp_sel; /* 0x6c SPI 4-digit hex display mode select (1=current) */
uint32 PAD[4]; /* 0x70-0x7F PADDING */
uint32 PAD[8]; /* 0x80-0x9F PADDING */
uint32 PAD[8]; /* 0xA0-0xBF PADDING */
uint32 spih_pll_ctrl; /* 0xC0 PLL Control Register */
uint32 spih_pll_status; /* 0xC4 PLL Status Register */
uint32 spih_xtal_freq; /* 0xC8 External Clock Frequency in units of 10000Hz */
uint32 spih_clk_count; /* 0xCC External Clock Count Register */
} spih_regs_t;
typedef volatile struct {
uint32 cfg_space[0x40]; /* 0x000-0x0FF PCI Configuration Space (Read Only) */
uint32 P_IMG_CTRL0; /* 0x100 PCI Image0 Control Register */
uint32 P_BA0; /* 0x104 32 R/W PCI Image0 Base Address register */
uint32 P_AM0; /* 0x108 32 R/W PCI Image0 Address Mask register */
uint32 P_TA0; /* 0x10C 32 R/W PCI Image0 Translation Address register */
uint32 P_IMG_CTRL1; /* 0x110 32 R/W PCI Image1 Control register */
uint32 P_BA1; /* 0x114 32 R/W PCI Image1 Base Address register */
uint32 P_AM1; /* 0x118 32 R/W PCI Image1 Address Mask register */
uint32 P_TA1; /* 0x11C 32 R/W PCI Image1 Translation Address register */
uint32 P_IMG_CTRL2; /* 0x120 32 R/W PCI Image2 Control register */
uint32 P_BA2; /* 0x124 32 R/W PCI Image2 Base Address register */
uint32 P_AM2; /* 0x128 32 R/W PCI Image2 Address Mask register */
uint32 P_TA2; /* 0x12C 32 R/W PCI Image2 Translation Address register */
uint32 P_IMG_CTRL3; /* 0x130 32 R/W PCI Image3 Control register */
uint32 P_BA3; /* 0x134 32 R/W PCI Image3 Base Address register */
uint32 P_AM3; /* 0x138 32 R/W PCI Image3 Address Mask register */
uint32 P_TA3; /* 0x13C 32 R/W PCI Image3 Translation Address register */
uint32 P_IMG_CTRL4; /* 0x140 32 R/W PCI Image4 Control register */
uint32 P_BA4; /* 0x144 32 R/W PCI Image4 Base Address register */
uint32 P_AM4; /* 0x148 32 R/W PCI Image4 Address Mask register */
uint32 P_TA4; /* 0x14C 32 R/W PCI Image4 Translation Address register */
uint32 P_IMG_CTRL5; /* 0x150 32 R/W PCI Image5 Control register */
uint32 P_BA5; /* 0x154 32 R/W PCI Image5 Base Address register */
uint32 P_AM5; /* 0x158 32 R/W PCI Image5 Address Mask register */
uint32 P_TA5; /* 0x15C 32 R/W PCI Image5 Translation Address register */
uint32 P_ERR_CS; /* 0x160 32 R/W PCI Error Control and Status register */
uint32 P_ERR_ADDR; /* 0x164 32 R PCI Erroneous Address register */
uint32 P_ERR_DATA; /* 0x168 32 R PCI Erroneous Data register */
uint32 PAD[5]; /* 0x16C-0x17F PADDING */
uint32 WB_CONF_SPC_BAR; /* 0x180 32 R WISHBONE Configuration Space Base Address */
uint32 W_IMG_CTRL1; /* 0x184 32 R/W WISHBONE Image1 Control register */
uint32 W_BA1; /* 0x188 32 R/W WISHBONE Image1 Base Address register */
uint32 W_AM1; /* 0x18C 32 R/W WISHBONE Image1 Address Mask register */
uint32 W_TA1; /* 0x190 32 R/W WISHBONE Image1 Translation Address reg */
uint32 W_IMG_CTRL2; /* 0x194 32 R/W WISHBONE Image2 Control register */
uint32 W_BA2; /* 0x198 32 R/W WISHBONE Image2 Base Address register */
uint32 W_AM2; /* 0x19C 32 R/W WISHBONE Image2 Address Mask register */
uint32 W_TA2; /* 0x1A0 32 R/W WISHBONE Image2 Translation Address reg */
uint32 W_IMG_CTRL3; /* 0x1A4 32 R/W WISHBONE Image3 Control register */
uint32 W_BA3; /* 0x1A8 32 R/W WISHBONE Image3 Base Address register */
uint32 W_AM3; /* 0x1AC 32 R/W WISHBONE Image3 Address Mask register */
uint32 W_TA3; /* 0x1B0 32 R/W WISHBONE Image3 Translation Address reg */
uint32 W_IMG_CTRL4; /* 0x1B4 32 R/W WISHBONE Image4 Control register */
uint32 W_BA4; /* 0x1B8 32 R/W WISHBONE Image4 Base Address register */
uint32 W_AM4; /* 0x1BC 32 R/W WISHBONE Image4 Address Mask register */
uint32 W_TA4; /* 0x1C0 32 R/W WISHBONE Image4 Translation Address reg */
uint32 W_IMG_CTRL5; /* 0x1C4 32 R/W WISHBONE Image5 Control register */
uint32 W_BA5; /* 0x1C8 32 R/W WISHBONE Image5 Base Address register */
uint32 W_AM5; /* 0x1CC 32 R/W WISHBONE Image5 Address Mask register */
uint32 W_TA5; /* 0x1D0 32 R/W WISHBONE Image5 Translation Address reg */
uint32 W_ERR_CS; /* 0x1D4 32 R/W WISHBONE Error Control and Status reg */
uint32 W_ERR_ADDR; /* 0x1D8 32 R WISHBONE Erroneous Address register */
uint32 W_ERR_DATA; /* 0x1DC 32 R WISHBONE Erroneous Data register */
uint32 CNF_ADDR; /* 0x1E0 32 R/W Configuration Cycle register */
uint32 CNF_DATA; /* 0x1E4 32 R/W Configuration Cycle Generation Data reg */
uint32 INT_ACK; /* 0x1E8 32 R Interrupt Acknowledge register */
uint32 ICR; /* 0x1EC 32 R/W Interrupt Control register */
uint32 ISR; /* 0x1F0 32 R/W Interrupt Status register */
} spih_pciregs_t;
/*
* PCI Core interrupt enable and status bit definitions.
*/
/* PCI Core ICR Register bit definitions */
#define PCI_INT_PROP_EN (1 << 0) /* Interrupt Propagation Enable */
#define PCI_WB_ERR_INT_EN (1 << 1) /* Wishbone Error Interrupt Enable */
#define PCI_PCI_ERR_INT_EN (1 << 2) /* PCI Error Interrupt Enable */
#define PCI_PAR_ERR_INT_EN (1 << 3) /* Parity Error Interrupt Enable */
#define PCI_SYS_ERR_INT_EN (1 << 4) /* System Error Interrupt Enable */
#define PCI_SOFTWARE_RESET (1U << 31) /* Software reset of the PCI Core. */
/* PCI Core ISR Register bit definitions */
#define PCI_INT_PROP_ST (1 << 0) /* Interrupt Propagation Status */
#define PCI_WB_ERR_INT_ST (1 << 1) /* Wishbone Error Interrupt Status */
#define PCI_PCI_ERR_INT_ST (1 << 2) /* PCI Error Interrupt Status */
#define PCI_PAR_ERR_INT_ST (1 << 3) /* Parity Error Interrupt Status */
#define PCI_SYS_ERR_INT_ST (1 << 4) /* System Error Interrupt Status */
/* Registers on the Wishbone bus */
#define SPIH_CTLR_INTR (1 << 0) /* SPI Host Controller Core Interrupt */
#define SPIH_DEV_INTR (1 << 1) /* SPI Device Interrupt */
#define SPIH_WFIFO_INTR (1 << 2) /* SPI Tx FIFO Empty Intr (FPGA Rev >= 8) */
/* GPIO Bit definitions */
#define SPIH_CS (1 << 0) /* SPI Chip Select (active low) */
#define SPIH_SLOT_POWER (1 << 1) /* SD Card Slot Power Enable */
#define SPIH_CARD_DETECT (1 << 2) /* SD Card Detect */
/* SPI Status Register Bit definitions */
#define SPIH_STATE_MASK 0x30 /* SPI Transfer State Machine state mask */
#define SPIH_STATE_SHIFT 4 /* SPI Transfer State Machine state shift */
#define SPIH_WFFULL (1 << 3) /* SPI Write FIFO Full */
#define SPIH_WFEMPTY (1 << 2) /* SPI Write FIFO Empty */
#define SPIH_RFFULL (1 << 1) /* SPI Read FIFO Full */
#define SPIH_RFEMPTY (1 << 0) /* SPI Read FIFO Empty */
#define SPIH_EXT_CLK (1U << 31) /* Use External Clock as PLL Clock source. */
#define SPIH_PLL_NO_CLK (1 << 1) /* Set to 1 if the PLL's input clock is lost. */
#define SPIH_PLL_LOCKED (1 << 3) /* Set to 1 when the PLL is locked. */
/* Spin bit loop bound check */
#define SPI_SPIN_BOUND 0xf4240 /* 1 million */
#endif /* _BCM_PCI_SPI_H */
|
