summaryrefslogtreecommitdiff
path: root/drivers/net/wireless/rtlwifi/rtl8723as/hal/OUTSRC/rtl8192c/Hal8192CEPHYImg_CE.h
blob: 04e62d28742b7d3329bc12222a927f34f9437c78 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
/******************************************************************************
 *
 * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
 *                                        
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
 *
 *
 ******************************************************************************/
 
#ifndef __INC_HAL8192CE_PHY_IMG_H
#define __INC_HAL8192CE_PHY_IMG_H


/*Created on  2011/ 6/16,  6: 8*/

#define Rtl8192CEPHY_REG_2TArrayLength 374
extern u4Byte Rtl8192CEPHY_REG_2TArray[Rtl8192CEPHY_REG_2TArrayLength];
#define Rtl8192CEPHY_REG_1TArrayLength 374
extern u4Byte Rtl8192CEPHY_REG_1TArray[Rtl8192CEPHY_REG_1TArrayLength];
#define Rtl8192CEPHY_ChangeTo_1T1RArrayLength 1
extern u4Byte Rtl8192CEPHY_ChangeTo_1T1RArray[Rtl8192CEPHY_ChangeTo_1T1RArrayLength];
#define Rtl8192CEPHY_ChangeTo_1T2RArrayLength 1
extern u4Byte Rtl8192CEPHY_ChangeTo_1T2RArray[Rtl8192CEPHY_ChangeTo_1T2RArrayLength];
#define Rtl8192CEPHY_ChangeTo_2T2RArrayLength 1
extern u4Byte Rtl8192CEPHY_ChangeTo_2T2RArray[Rtl8192CEPHY_ChangeTo_2T2RArrayLength];
#define Rtl8192CEPHY_REG_Array_PGLength 336
extern u4Byte Rtl8192CEPHY_REG_Array_PG[Rtl8192CEPHY_REG_Array_PGLength];
#define Rtl8192CEPHY_REG_Array_MPLength 4
extern u4Byte Rtl8192CEPHY_REG_Array_MP[Rtl8192CEPHY_REG_Array_MPLength];
#define Rtl8192CERadioA_2TArrayLength 282
extern u4Byte Rtl8192CERadioA_2TArray[Rtl8192CERadioA_2TArrayLength];
#define Rtl8192CERadioB_2TArrayLength 78
extern u4Byte Rtl8192CERadioB_2TArray[Rtl8192CERadioB_2TArrayLength];
#define Rtl8192CERadioA_1TArrayLength 282
extern u4Byte Rtl8192CERadioA_1TArray[Rtl8192CERadioA_1TArrayLength];
#define Rtl8192CERadioB_1TArrayLength 1
extern u4Byte Rtl8192CERadioB_1TArray[Rtl8192CERadioB_1TArrayLength];
#define Rtl8192CERadioB_GM_ArrayLength 1
extern u4Byte Rtl8192CERadioB_GM_Array[Rtl8192CERadioB_GM_ArrayLength];
#define Rtl8192CEMACPHY_Array_PGLength 1
extern u4Byte Rtl8192CEMACPHY_Array_PG[Rtl8192CEMACPHY_Array_PGLength];
#define Rtl8192CEAGCTAB_2TArrayLength 320
extern u4Byte Rtl8192CEAGCTAB_2TArray[Rtl8192CEAGCTAB_2TArrayLength];
#define Rtl8192CEAGCTAB_1TArrayLength 320
extern u4Byte Rtl8192CEAGCTAB_1TArray[Rtl8192CEAGCTAB_1TArrayLength];


#endif //__INC_HAL8192CE_FW_IMG_H