1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
|
/*
* drivers/video/tegra/dc/ext/tegra_dc_ext_priv.h
*
* Copyright (C) 2011, NVIDIA Corporation
*
* Author: Robert Morell <rmorell@nvidia.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*/
#ifndef __TEGRA_DC_EXT_PRIV_H
#define __TEGRA_DC_EXT_PRIV_H
#include <linux/cdev.h>
#include <linux/list.h>
#include <linux/mutex.h>
#include <linux/poll.h>
#include <mach/dc.h>
#include <linux/nvmap.h>
#include <video/tegra_dc_ext.h>
struct tegra_dc_ext;
struct tegra_dc_ext_user {
struct tegra_dc_ext *ext;
struct nvmap_client *nvmap;
};
enum {
TEGRA_DC_Y,
TEGRA_DC_U,
TEGRA_DC_V,
TEGRA_DC_NUM_PLANES,
};
struct tegra_dc_ext_win {
struct tegra_dc_ext *ext;
int idx;
struct tegra_dc_ext_user *user;
struct mutex lock;
/* Current nvmap handle (if any) for Y, U, V planes */
struct nvmap_handle_ref *cur_handle[TEGRA_DC_NUM_PLANES];
struct workqueue_struct *flip_wq;
atomic_t nr_pending_flips;
};
struct tegra_dc_ext {
struct tegra_dc *dc;
struct cdev cdev;
struct device *dev;
struct nvmap_client *nvmap;
struct tegra_dc_ext_win win[DC_N_WINDOWS];
struct {
struct tegra_dc_ext_user *user;
struct nvmap_handle_ref *cur_handle;
struct mutex lock;
} cursor;
bool enabled;
};
#define TEGRA_DC_EXT_EVENT_MASK_ALL \
TEGRA_DC_EXT_EVENT_HOTPLUG
#define TEGRA_DC_EXT_EVENT_MAX_SZ 8
struct tegra_dc_ext_event_list {
struct tegra_dc_ext_event event;
/* The data field _must_ follow the event field. */
char data[TEGRA_DC_EXT_EVENT_MAX_SZ];
struct list_head list;
};
#define TEGRA_DC_EXT_CAPABILITIES \
TEGRA_DC_EXT_CAPABILITIES_CURSOR_MODE
struct tegra_dc_ext_control_user {
struct tegra_dc_ext_control *control;
struct list_head event_list;
atomic_t num_events;
u32 event_mask;
struct tegra_dc_ext_event_list event_to_copy;
loff_t partial_copy;
struct mutex lock;
struct list_head list;
};
struct tegra_dc_ext_control {
struct cdev cdev;
struct device *dev;
struct list_head users;
struct mutex lock;
};
extern int tegra_dc_ext_devno;
extern struct class *tegra_dc_ext_class;
extern int tegra_dc_ext_pin_window(struct tegra_dc_ext_user *user, u32 id,
struct nvmap_handle_ref **handle,
dma_addr_t *phys_addr);
extern int tegra_dc_ext_get_cursor(struct tegra_dc_ext_user *user);
extern int tegra_dc_ext_put_cursor(struct tegra_dc_ext_user *user);
extern int tegra_dc_ext_set_cursor_image(struct tegra_dc_ext_user *user,
struct tegra_dc_ext_cursor_image *);
extern int tegra_dc_ext_set_cursor(struct tegra_dc_ext_user *user,
struct tegra_dc_ext_cursor *);
extern int tegra_dc_ext_control_init(void);
extern int tegra_dc_ext_queue_hotplug(struct tegra_dc_ext_control *,
int output);
extern ssize_t tegra_dc_ext_event_read(struct file *filp, char __user *buf,
size_t size, loff_t *ppos);
extern unsigned int tegra_dc_ext_event_poll(struct file *, poll_table *);
extern int tegra_dc_ext_get_num_outputs(void);
#endif /* __TEGRA_DC_EXT_PRIV_H */
|
