blob: 1e94a2b846ebb5a51aeb508789aa5fb7ded9e7af (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
/*
* drivers/video/tegra/host/host1x/host1x_syncpt.h
*
* Tegra Graphics Host Syncpoints for HOST1X
*
* Copyright (c) 2010-2012, NVIDIA Corporation.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef __NVHOST_HOST1X_HOST1X_SYNCPT_H
#define __NVHOST_HOST1X_HOST1X_SYNCPT_H
#define NVSYNCPT_DISP0_A (8)
#define NVSYNCPT_DISP1_A (9)
#define NVSYNCPT_AVP_0 (10)
#define NVSYNCPT_CSI_VI_0 (11)
#define NVSYNCPT_CSI_VI_1 (12)
#define NVSYNCPT_VI_ISP_0 (13)
#define NVSYNCPT_VI_ISP_1 (14)
#define NVSYNCPT_VI_ISP_2 (15)
#define NVSYNCPT_VI_ISP_3 (16)
#define NVSYNCPT_VI_ISP_4 (17)
#define NVSYNCPT_2D_0 (18)
#define NVSYNCPT_2D_1 (19)
#define NVSYNCPT_DISP0_B (20)
#define NVSYNCPT_DISP1_B (21)
#define NVSYNCPT_3D (22)
#define NVSYNCPT_MPE (23)
#define NVSYNCPT_DISP0_C (24)
#define NVSYNCPT_DISP1_C (25)
#define NVSYNCPT_VBLANK0 (26)
#define NVSYNCPT_VBLANK1 (27)
#define NVSYNCPT_MPE_EBM_EOF (28)
#define NVSYNCPT_MPE_WR_SAFE (29)
#define NVSYNCPT_DSI (31)
/*#define NVSYNCPT_2D_CHANNEL2_0 (20) */
/*#define NVSYNCPT_2D_CHANNEL2_1 (21) */
/*#define NVSYNCPT_2D_TINYBLT_WAR (30)*/
/*#define NVSYNCPT_2D_TINYBLT_RESTORE_CLASS_ID (30)*/
/* sync points that are wholly managed by the client */
#define NVSYNCPTS_CLIENT_MANAGED ( \
BIT(NVSYNCPT_DISP0_A) | BIT(NVSYNCPT_DISP1_A) | \
BIT(NVSYNCPT_DISP0_B) | BIT(NVSYNCPT_DISP1_B) | \
BIT(NVSYNCPT_DISP0_C) | BIT(NVSYNCPT_DISP1_C) | \
BIT(NVSYNCPT_DSI) | \
BIT(NVSYNCPT_VBLANK0) | BIT(NVSYNCPT_VBLANK1) | \
BIT(NVSYNCPT_CSI_VI_0) | BIT(NVSYNCPT_CSI_VI_1) | \
BIT(NVSYNCPT_VI_ISP_1) | BIT(NVSYNCPT_VI_ISP_2) | \
BIT(NVSYNCPT_VI_ISP_3) | BIT(NVSYNCPT_VI_ISP_4) | \
BIT(NVSYNCPT_MPE_EBM_EOF) | BIT(NVSYNCPT_MPE_WR_SAFE) | \
BIT(NVSYNCPT_2D_1) | BIT(NVSYNCPT_AVP_0))
#define NVWAITBASE_2D_0 (1)
#define NVWAITBASE_2D_1 (2)
#define NVWAITBASE_3D (3)
#define NVWAITBASE_MPE (4)
struct nvhost_master;
struct nvhost_chip_support;
int host1x_init_syncpt(struct nvhost_master *host);
int host1x_init_syncpt_support(struct nvhost_master *host,
struct nvhost_chip_support *op);
#endif
|
