1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
|
/*
* drivers/video/tegra/host/nvhost_channel.h
*
* Tegra Graphics Host Channel
*
* Copyright (c) 2010-2012, NVIDIA Corporation.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef __NVHOST_CHANNEL_H
#define __NVHOST_CHANNEL_H
#include <linux/cdev.h>
#include <linux/io.h>
#include "nvhost_cdma.h"
#define NVHOST_MAX_WAIT_CHECKS 256
#define NVHOST_MAX_GATHERS 512
#define NVHOST_MAX_HANDLES 1280
#define NVHOST_MAX_POWERGATE_IDS 2
struct nvhost_master;
struct nvhost_device;
struct nvhost_channel;
struct nvhost_hwctx;
struct nvhost_channel {
int refcount;
int chid;
u32 syncpt_id;
struct mutex reflock;
struct mutex submitlock;
void __iomem *aperture;
struct nvhost_hwctx *cur_ctx;
struct device *node;
struct nvhost_device *dev;
struct cdev cdev;
struct nvhost_hwctx_handler *ctxhandler;
struct nvhost_cdma cdma;
};
int nvhost_channel_init(struct nvhost_channel *ch,
struct nvhost_master *dev, int index);
int nvhost_channel_submit(struct nvhost_job *job);
struct nvhost_channel *nvhost_getchannel(struct nvhost_channel *ch);
void nvhost_putchannel(struct nvhost_channel *ch, struct nvhost_hwctx *ctx);
int nvhost_channel_suspend(struct nvhost_channel *ch);
int nvhost_channel_drain_read_fifo(void __iomem *chan_regs,
u32 *ptr, unsigned int count, unsigned int *pending);
int nvhost_channel_read_3d_reg(struct nvhost_channel *channel,
struct nvhost_hwctx *hwctx,
u32 offset, u32 *value);
struct nvhost_channel *nvhost_alloc_channel_internal(int chindex,
int max_channels, int *current_channel_count);
void nvhost_free_channel_internal(struct nvhost_channel *ch,
int *current_channel_count);
#endif
|
