blob: f25eb75f5b9016490f7eadd1521defd436358667 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
/*
* Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
*/
/*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
/*!
* @file arch-mxc/io.h
* @brief This file contains some memory mapping macros.
* @note There is no real ISA or PCI buses. But have to define these macros
* for some drivers to compile.
*
* @ingroup MSL_MX27 MSL_MX31 MSL_MXC91321
*/
#ifndef __ASM_ARCH_MXC_IO_H__
#define __ASM_ARCH_MXC_IO_H__
/*! Allow IO space to be anywhere in the memory */
#define IO_SPACE_LIMIT 0xffffffff
extern void __iomem *__mxc_ioremap(unsigned long cookie, size_t size,
unsigned int mtype);
extern void __mxc_iounmap(void __iomem *addr);
#define __arch_ioremap(a, s, f) __mxc_ioremap(a, s, f)
#define __arch_iounmap(a) __mxc_iounmap(a)
/*!
* io address mapping macro
*/
#define __io(a) ((void __iomem *)(a))
#define __mem_pci(a) (a)
/*!
* This function is called to read a CPLD register over CSPI.
*
* @param offset number of the cpld register to be read
*
* @return Returns 0 on success -1 on failure.
*/
unsigned int spi_cpld_read(unsigned int offset);
/*!
* This function is called to write to a CPLD register over CSPI.
*
* @param offset number of the cpld register to be written
* @param reg_val value to be written
*
* @return Returns 0 on success -1 on failure.
*/
unsigned int spi_cpld_write(unsigned int offset, unsigned int reg_val);
#endif
|