summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorOleksandr Suvorov <oleksandr.suvorov@toradex.com>2021-04-07 16:53:51 +0300
committerOleksandr Suvorov <oleksandr.suvorov@toradex.com>2021-04-08 13:32:36 +0000
commitd38ca13bd7c4fe5dd8830a38031e6ac5b4aa9aac (patch)
treebac02230f72214c84a73d324ba5931adfb48a056
parentb417aeb7cbcd1f7abcb8fb1e338665c8dfc92f72 (diff)
arm64: dts: colibri-imx8x: fix ov5640 reset signal description
The reset signal of CSI interface goes to the X3-11 pin. Fix the description accordingly. Signed-off-by: Oleksandr Suvorov <oleksandr.suvorov@toradex.com>
-rw-r--r--arch/arm64/boot/dts/freescale/imx8qxp-colibri.dtsi4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm64/boot/dts/freescale/imx8qxp-colibri.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp-colibri.dtsi
index 1fc13f9c3240..6015c6e43d89 100644
--- a/arch/arm64/boot/dts/freescale/imx8qxp-colibri.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qxp-colibri.dtsi
@@ -594,8 +594,8 @@
pinctrl_csi_ctl: csictlgrp {
fsl,pins = <
- IMX8QXP_QSPI0A_SS0_B_LSIO_GPIO3_IO14 0x20 /* SODIMM 77 / X3-22 */
- IMX8QXP_QSPI0A_SS1_B_LSIO_GPIO3_IO15 0x20 /* SODIMM 89 / X3-23 */
+ IMX8QXP_QSPI0A_SS0_B_LSIO_GPIO3_IO14 0x20 /* SODIMM 77 / X3-22 / CSI_CTL_GPIO2 */
+ IMX8QXP_QSPI0A_SS1_B_LSIO_GPIO3_IO15 0x20 /* SODIMM 89 / X3-11 / CSI_CTL_RESET# */
>;
};