diff options
| author | Li Jun <jun.li@freescale.com> | 2015-05-20 14:28:26 +0800 |
|---|---|---|
| committer | Nitin Garg <nitin.garg@freescale.com> | 2015-09-17 09:23:05 -0500 |
| commit | 01cef922737668e78e227714b5c93dd73c4c5a94 (patch) | |
| tree | 27c59905cbb185f26606817800fdaf9c013f606f /Documentation | |
| parent | d896ec3030b070d0bdb347a8d08075b2c19b8bcd (diff) | |
MLK-10930-1 doc: usb: ci-hdrc-imx: add phy-clkgate-delay-us property
It's optional, for delay time between putting phy into low power mode
and turn off PHY clock.
Signed-off-by: Li Jun <jun.li@freescale.com>
Diffstat (limited to 'Documentation')
| -rw-r--r-- | Documentation/devicetree/bindings/usb/ci-hdrc-imx.txt | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/usb/ci-hdrc-imx.txt b/Documentation/devicetree/bindings/usb/ci-hdrc-imx.txt index ce547ff9e279..2f1a4224c0e0 100644 --- a/Documentation/devicetree/bindings/usb/ci-hdrc-imx.txt +++ b/Documentation/devicetree/bindings/usb/ci-hdrc-imx.txt @@ -32,6 +32,8 @@ Optional properties: 0 <= osc-clkgate-delay <= 7. - maximum-speed: limit the maximum connection speed to "full-speed". - tpl-support: TPL (Targeted Peripheral List) feature for targeted hosts +- phy-clkgate-delay-us: the delay time(us) between putting phy into low power + mode and gate phy clock. Examples: usb@02184000 { /* USB OTG */ @@ -50,4 +52,5 @@ usb@02184000 { /* USB OTG */ osc-clkgate-delay = <0x3>; maximum-speed = "full-speed"; tpl-support; + phy-clkgate-delay-us = <400>; }; |