summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/aspeed-g4.dtsi
diff options
context:
space:
mode:
authorPatrick Venture <venture@google.com>2019-04-25 12:48:53 -0700
committerJoel Stanley <joel@jms.id.au>2019-05-24 13:55:15 +0930
commit0215e2a5468319c58943b60b78b74dd3f3ab92fd (patch)
tree60a4f90bf3adea2e8de61e01821e436f58351eb4 /arch/arm/boot/dts/aspeed-g4.dtsi
parent8bc7d3ed7cf4a1d44e63301c44bcbd41e6f50f65 (diff)
ARM: dts: aspeed: Add aspeed-p2a-ctrl node
Add a node for the aspeed-p2a-ctrl module. This node, when enabled will disable the PCI-to-AHB bridge and then allow control of this bridge via ioctls, and access via mmap. Signed-off-by: Patrick Venture <venture@google.com> Signed-off-by: Joel Stanley <joel@jms.id.au>
Diffstat (limited to 'arch/arm/boot/dts/aspeed-g4.dtsi')
-rw-r--r--arch/arm/boot/dts/aspeed-g4.dtsi4
1 files changed, 4 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/aspeed-g4.dtsi b/arch/arm/boot/dts/aspeed-g4.dtsi
index 27a1da78f5c0..dd4b0b15afcf 100644
--- a/arch/arm/boot/dts/aspeed-g4.dtsi
+++ b/arch/arm/boot/dts/aspeed-g4.dtsi
@@ -165,6 +165,10 @@
compatible = "aspeed,g4-pinctrl";
};
+ p2a: p2a-control {
+ compatible = "aspeed,ast2400-p2a-ctrl";
+ status = "disabled";
+ };
};
rng: hwrng@1e6e2078 {