summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/hisi-x5hd2.dtsi
diff options
context:
space:
mode:
authorZhangfei Gao <zhangfei.gao@linaro.org>2014-10-29 14:56:58 +0800
committerWei Xu <xuwei5@hisilicon.com>2014-11-07 19:29:43 +0800
commita3322d284b663160d85dde44373d84bcfc48d009 (patch)
tree8bbac361902fdb0a0619665fce6a661bce8ff7c4 /arch/arm/boot/dts/hisi-x5hd2.dtsi
parent5d730f85fa836f0744951fd58f5f25ae146bd1c6 (diff)
ARM: dts: hix5hd2: add ir node
Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org> Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
Diffstat (limited to 'arch/arm/boot/dts/hisi-x5hd2.dtsi')
-rw-r--r--arch/arm/boot/dts/hisi-x5hd2.dtsi10
1 files changed, 9 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/hisi-x5hd2.dtsi b/arch/arm/boot/dts/hisi-x5hd2.dtsi
index d07589b657f4..576d8c229c47 100644
--- a/arch/arm/boot/dts/hisi-x5hd2.dtsi
+++ b/arch/arm/boot/dts/hisi-x5hd2.dtsi
@@ -391,7 +391,7 @@
};
sysctrl: system-controller@00000000 {
- compatible = "hisilicon,sysctrl";
+ compatible = "hisilicon,sysctrl", "syscon";
reg = <0x00000000 0x1000>;
reboot-offset = <0x4>;
};
@@ -478,5 +478,13 @@
interrupts = <0 70 4>;
clocks = <&clock HIX5HD2_SATA_CLK>;
};
+
+ ir: ir@001000 {
+ compatible = "hisilicon,hix5hd2-ir";
+ reg = <0x001000 0x1000>;
+ interrupts = <0 47 4>;
+ clocks = <&clock HIX5HD2_FIXED_24M>;
+ hisilicon,power-syscon = <&sysctrl>;
+ };
};
};