summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/imx6qdl-gw51xx.dtsi
diff options
context:
space:
mode:
authorSandor Yu <R01008@freescale.com>2015-08-28 18:05:53 +0800
committerJason Liu <jason.hui.liu@nxp.com>2019-02-12 10:23:07 +0800
commit922e6c1f3c03908ab57b4071ecf7354264a99256 (patch)
tree9b09612d2d90f199521803425f92f822c5c6bf60 /arch/arm/boot/dts/imx6qdl-gw51xx.dtsi
parent31fc5faa9dc6203c32e41f946faa339783178cef (diff)
MLK-11431-4: ARM: DTS: imx: Update IPU and display property
Update IPU and display property, make sure these dts files can pass build. Signed-off-by: Sandor Yu <R01008@freescale.com>
Diffstat (limited to 'arch/arm/boot/dts/imx6qdl-gw51xx.dtsi')
-rw-r--r--arch/arm/boot/dts/imx6qdl-gw51xx.dtsi30
1 files changed, 28 insertions, 2 deletions
diff --git a/arch/arm/boot/dts/imx6qdl-gw51xx.dtsi b/arch/arm/boot/dts/imx6qdl-gw51xx.dtsi
index 885556260bd0..dfc11fd4b540 100644
--- a/arch/arm/boot/dts/imx6qdl-gw51xx.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-gw51xx.dtsi
@@ -1,6 +1,8 @@
/*
* Copyright 2013 Gateworks Corporation
*
+ * Copyright 2015 Freescale Semiconductor, Inc. All Rights Reserved.
+ *
* The code contained herein is licensed under the GNU General Public
* License. You may obtain a copy of the GNU General Public License
* Version 2 or later at the following locations:
@@ -19,6 +21,7 @@
nand = &gpmi;
usb0 = &usbh1;
usb1 = &usbotg;
+ mxcfb0 = &mxcfb1;
};
chosen {
@@ -80,6 +83,17 @@
gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
enable-active-high;
};
+
+ mxcfb1: fb@0 {
+ compatible = "fsl,mxc_sdc_fb";
+ disp_dev = "hdmi";
+ interface_pix_fmt = "RGB24";
+ mode_str ="1920x1080M@60";
+ default_bpp = <24>;
+ int_clk = <0>;
+ late_init = <0>;
+ status = "okay";
+ };
};
&fec {
@@ -96,8 +110,15 @@
status = "okay";
};
-&hdmi {
- ddc-i2c-bus = <&i2c3>;
+&hdmi_core {
+ ipu_id = <0>;
+ disp_id = <0>;
+ status = "okay";
+};
+
+&hdmi_video {
+ fsl,phy_reg_vlev = <0x0294>;
+ fsl,phy_reg_cksymtx = <0x800d>;
status = "okay";
};
@@ -248,6 +269,11 @@
};
};
};
+
+ hdmi_edid: edid@50 {
+ compatible = "fsl,imx6-hdmi-i2c";
+ reg = <0x50>;
+ };
};
&ipu1_csi0_from_ipu1_csi0_mux {