summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/imx7-colibri.dtsi
diff options
context:
space:
mode:
authorSanchayan Maity <maitysanchayan@gmail.com>2017-06-02 12:22:12 +0530
committerMarcel Ziswiler <marcel.ziswiler@toradex.com>2017-06-17 17:17:17 +0200
commit22bbb30093a988575f19dcff6138f55cfd522869 (patch)
tree7ba985d40e3616ed3c9451f59c1fdf281b1dca73 /arch/arm/boot/dts/imx7-colibri.dtsi
parent9262956466d4790292299644d941c1bbc8d818de (diff)
ARM: dts: imx7-colibri: Add new hoggrp for GPIO4_IO23
Add a new hoggrp just for GPIO4_IO23 pin at the module level. Add this new group to pinctrl-0 in iomuxc by default at module level and overwrite it at Aster carrier board level without the new hoggrp-6. This is required so this pin is muxed as GPIO at module level but can be used by SPI driver as chip select for Aster carrier board on RPi header X20. Signed-off-by: Sanchayan Maity <maitysanchayan@gmail.com> Signed-off-by: Stefan Agner <stefan.agner@toradex.com>
Diffstat (limited to 'arch/arm/boot/dts/imx7-colibri.dtsi')
-rw-r--r--arch/arm/boot/dts/imx7-colibri.dtsi10
1 files changed, 8 insertions, 2 deletions
diff --git a/arch/arm/boot/dts/imx7-colibri.dtsi b/arch/arm/boot/dts/imx7-colibri.dtsi
index 7220ea56a66a..ab5067f91764 100644
--- a/arch/arm/boot/dts/imx7-colibri.dtsi
+++ b/arch/arm/boot/dts/imx7-colibri.dtsi
@@ -282,7 +282,8 @@
&iomuxc {
pinctrl-names = "default";
- pinctrl-0 = <&pinctrl_hog_1 &pinctrl_hog_2 &pinctrl_hog_3 &pinctrl_hog_4 &pinctrl_hog_5>;
+ pinctrl-0 = <&pinctrl_hog_1 &pinctrl_hog_2 &pinctrl_hog_3
+ &pinctrl_hog_4 &pinctrl_hog_5 &pinctrl_hog_6>;
imx7d-colibri {
pinctrl_hog_1: hoggrp-1 {
@@ -336,7 +337,6 @@
pinctrl_hog_2: hoggrp-2 { /* Camera */
fsl,pins = <
- MX7D_PAD_ECSPI2_SS0__GPIO4_IO23 0x74 /* SODIMM 65 */
MX7D_PAD_SD1_CD_B__GPIO5_IO0 0x74 /* SODIMM 69 */
MX7D_PAD_I2C4_SDA__GPIO4_IO15 0x14 /* SODIMM 75 */
MX7D_PAD_ECSPI1_MISO__GPIO4_IO18 0x14 /* SODIMM 79 */
@@ -375,6 +375,12 @@
>;
};
+ pinctrl_hog_6: hoggrp-6 {
+ fsl,pins = <
+ MX7D_PAD_ECSPI2_SS0__GPIO4_IO23 0x74 /* SODIMM 65 */
+ >;
+ };
+
pinctrl_can_int: canintgrp {
fsl,pins = <
MX7D_PAD_SD1_RESET_B__GPIO5_IO2 0X14 /* SODIMM 73 */